DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

PLUS405-37A データシートの表示(PDF) - Philips Electronics

部品番号
コンポーネント説明
メーカー
PLUS405-37A
Philips
Philips Electronics Philips
PLUS405-37A Datasheet PDF : 20 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Philips Semiconductors
Programmable logic sequencers
(16 × 64 × 8)
Product specification
PLUS405-37/-45
AC ELECTRICAL CHARACTERISTICS (Continued)
R1 = 470, R2 = 1k, CL = 30pF, 0°C Tamb +75°C, 4.75V VCC 5.25V
LIMITS
SYMBOL
PARAMETER
FROM
TO
PLUS405-37
PLUS405-45
UNIT
MIN TYP1 MAX MIN TYP1 MAX
Frequency of operation
fMAX1
fMAX2
CLK1; without Complement Array
ǒ1Ǔ
tIS1 ) tCKO1
CLK2; without Complement Array
ǒ1Ǔ
tIS1 ) tCKO2
Input ±
Output ± 37.0 45.5
Input ±
Output ± 33.0 41.7
45.5 55.6
41.7 50.0
MHz
MHz
fMAX3
fMAX4
fMAX5
CLK1; with Complement Array
ǒ1Ǔ
tIS2 ) tCKO1
CLK2; with Complement Array
ǒ1Ǔ
tIS2 ) tCKO2
Internal feedback without
Complement Array (CLK1 or CLK2)
ǒ1Ǔ
tCKL ) tCKH
Input thru
Complement
Array ±
Input thru
Complement
Array ±
Register
Output ±
Output ±
Output ±
Register
Intput ±
27.0 33.3
25.0 31.3
50.0 62.5
31.3 38.5
29.4 35.7
58.8 72.4
MHz
MHz
MHz
fMAX6
Internal feedback with
Complement Array (CLK1 or CLK2)
ǒ1Ǔ
tIS2
Register
Output thru
Complement
Array ±
Register
Intput ±
40.0 50.0
45.5 55.6
MHz
fCLK
Minimum guaranteed clock
frequency
CK +
CK +
50.0 62.5
58.8 72.4
MHZ
NOTES:
1. All typical values are at VCC = 5V, Tamb = +25°C.
2. For 3-State output; output enable times are tested with CL = 30pF to the 1.5V level, and S1 is open for high-impedance to High tests and
closed for high-impedance to Low tests. Output disable times are tested with CL = 5pF. High-to-High impedance tests are made to an output
voltage of VT = (VOH – 0.5V) with S1 open, and Low-to-High impedance tests are made to the VT = (VOL + 0.5V) level with S1 closed.
3. All propagation delays and setup times are measured and specified under worst case conditions.
TEST LOAD CIRCUIT
VCC
+5V
S1
VOLTAGE WAVEFORMS
+3.0V
90%
C1
C2
R1
I0
F0
INPUTS
I15 DUT
R2
CL
F7
OUTPUTS
CK
INIT/OE
GND
NOTE:
C1 and C2 are to bypass VCC to GND.
SP00256
0V
+3.0V
0V
10%
2.5ns
tR tF
2.5ns
90%
10%
2.5ns
2.5ns
MEASUREMENTS:
All circuit delays are measured at the +1.5V level of inputs and outputs,
unless otherwise specified.
Input Pulses
SP00007
1996 Nov 12
10

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]