DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

85304-01 データシートの表示(PDF) - Integrated Device Technology

部品番号
コンポーネント説明
メーカー
85304-01 Datasheet PDF : 15 Pages
First Prev 11 12 13 14 15
85304-01 Data Sheet
Revision History Sheet
Rev
Table Page Description of Change
Date
T4B
4
VCMR values changed from 1.5V min. to 0.5V min.; VDD max. to VCC - 0.85V max.
T4D
5
VOH values changed from 1.9µA min. to VCC - 1.4µA min.; 2.3µA max. to VCC - 1.0µA.
A
T5
5
VOL values changed from 1.2µA min. to VCC - 2.0µA; 1.6µA max. to VCC - 1.7µA max.
Replaced tpLH and tpHL with tPD at the same values.
Replaced tPW and values of tCYCLE/2 - 40 min., tCYCLE/2 typ., tCYCLE/2 + 40 max.
with odc at values of 48% min., 50% typ., 52% max.
5/14/01
T4D
5
LVPECL DC Characteristics Table - added IIH, IIL, VPP, and VCMR rows.
B
T5
AC Characteristics Table - tR and tF values changed from 275ps min to 300ps min; 650ps
5/22/01
max. to 700ps max.
C
T4D
5
Differential DC Characteristics Table - VCMR values changed from VCC - 0.85V max. to VCC. 8/21/01
C
3 Revised Figure 1, CLK_EN Timing Diagram.
10/17/01
C
3 Revised Figure 1, CLK_EN Timing Diagram.
11/2/01
C
T3B
3 Revised Inputs heading from CLK or CLK, nPCLK or nPCLK to CLK or PCLK, nCLK or
nPCLK.
12/28/01
C
8 Added Termination for LVEPCL Output section.
5/30/02
6
3.3V Output Load Test Circuit Diagram - corrected VEE = -1.3V ± 0.135V to
C
VEE = -1.3V ± 0.165V.
7 Updated Output Rise/Fall Time Diagram.
8/26/02
1 Added Lead-Free bullet in Features section.
T2
2
Pin Characteristics table - changed CIN 4pF max. to 4pF typical.
4 Absolute Maximum Ratings, updated Outputs rating.
D
6 Updated Parameter Measurement Information.
8 Added Differential Clock Input Interface section.
9 Added LVPECL Clock Input Interface section.
T9
14 Ordering Information table - added Lead Free part number.
6/17/04
Per Document Errata, NEN-08-03, corrected name of PCLK/nPCLK to CLK1/nCLK1
and changed CLK/nCLK to CLK0/nCLK0 throughout the datasheet.
8 Updated Differential Clock Input Interface section.
E
Deleted LVPECL Clock Input Interface section.
9 Added Recommendations for Unused Input and Output Pins section.
10 Power Considerations - corrected Junction Temperature calculations.
T9
13 Ordering Information Table - corrected marking.
Updated format throughout the datasheet.
6/20/08
E
3 Corrected Figure 1, CLK_EN Timing Diagram.
7/8/08
1 Features section - deleted package information
T4[A:D] 4 - 5 DC Characteristic Tables - corrected table heading temperature from -40C to 85C to
0C to 70C.
E
T5
5 AC Characteristic Table - corrected table heading temperature from -40C to 85C to
0C to 70C. Added general note to table.
12/19/12
7 Updated Wiring the Differential Input to Accept Single-ended Levels application note.
T9
13 Ordering Information Table - deleted non lead-free parts. Deleted Tape & Reel quantity from
Shipping Packaging column.
E
Updated Header and Footer format.
12/2/15
©2015 Integrated Device Technology, Inc
14
Revision E December 2, 2015

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]