ISL88003IE17Z-T データシートの表示（PDF） - Renesas Electronics

部品番号

コンポーネント説明

メーカー

ISL88003IE17Z-T

Ultra Low Power 3 Ld Voltage Supervisors in SC-70 and SOT-23 Packages

Renesas Electronics 

ISL88001, ISL88002, ISL88003

VDD

VTH/VPOR

1V

tPOR

RST

tRPD

tPOR

FIGURE 2. VOLTAGE MONITORING TIMING DIAGRAM

Power-On Reset (POR)

Applying power to the ISL88001, ISL88002, ISL88003

activates a POR circuit, which asserts reset once VDD = 1 V.

(i.e. RST goes LOW). This provides several benefits:

• It prevents the system microprocessor from starting to

operate with insufficient voltage.

• It prevents the processor from operating prior to stabilization

of the oscillator.

• It ensures that the monitored device is held out of operation

until internal registers are properly loaded.

• It allows time for an FPGA to download its configuration prior

to initialization of the circuit.

Parametric Performance

The reset signal remains asserted until VDD rises above the

minimum voltage sense level for time period tPOR. This

ensures that the VDD voltage has stabilized.

Optional VDD de-coupling capacitance can be added to filter

transients if needed.

See Figures 13 and 14 illustrating the available evaluation

platform, ISL88001/2/3EVAL1Z. This evaluation board is

shipped with the many released variants loosely packed and

the 4.6V threshold variants mounted for immediate evaluation.

VVDDDD

VDD

RRSSTT

RST

FIGURE 3. ISL88001 RST tPOR ~144ms

FIGURE 4. ISL88002 RST tPOR ~155ms, RPU = 5k

FN6174 Rev 2.00

May 29, 2012

Page 7 of 11

Share Link: