TAG RAM AC OPERATING CONDITIONS AND CHARACTERISTICS
(VCC = 5.0 V ± 5%, TA = 0 to + 70°C, Unless Otherwise Noted)
Input Timing Measurement Reference Level . . . . . . . . . . . . . . . 1.5 V
Input Pulse Levels . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 to 3.0 V
Input Rise/Fall Time . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 ns
Output Timing Measurement Reference Level . . . . . . . . . . . . . 1.5 V
Output Load . . . . . . . . . . . . . . . . . Figure 1a Unless Otherwise Noted
TAG RAM READ CYCLE (See Notes 1 through 4)
Tag RAM
Parameter
Symbol
Min
Max
Unit
Clock Access Time
tKHQV
—
10
ns
Output Enable to Output Valid
tGLQV
—
8
ns
Output Enable to Output Active
tGLQX
0
—
ns
Output Disable to Q High–Z
tGHQZ
1
6
ns
Status Bit Hold from Address Change
tAXSX
3
—
ns
Address Access Time Status Bits
tAVSV
—
10
ns
Tag Bit Hold from Address Change
tAVQX
3
—
ns
Address Access Time Tag Bits
tAVQV
—
NOTES:
1. Setup and hold times, W (write) refers to TWE.
2. A read cycle is defined by TWE high. A write cycle is defined by TWE low.
3. Maximum access times are guaranteed for all possible MC68040 and PowerPC external bus cycles.
4. Tag reads are asynchronous.
12
ns
TAG RAM WRITE CYCLE (See Notes 1 through 4)
Tag RAM
Parameter
Symbol
Min
Max
Unit
Cycle Time
tKHKH
15
—
ns
Clock High Pulse Width
tKHKL
4.5
—
ns
Clock Low Pulse Width
tKLKH
4.5
—
ns
Clock High to Output Active
tKHQX
1.5
—
ns
Setup Times
Address
tAVKH
3
—
ns
Write
tWVKH
Hold Times
Address
tKHAX
1.5
—
ns
Write
tKHWX
Status Output Hold
tKHSX
0
—
ns
Clock High to Status Bits Valid
tKHSV
—
NOTES:
1. Setup and hold times, W (write) refers to TWE.
2. A read cycle is defined by TWE high. A write cycle is defined by TWE low.
3. Maximum access times are guaranteed for all possible MC68040 and PowerPC external bus cycles.
4. Tag writes are synchronous.
9
ns
MPC2105A•MPC2106A•MPC2105B•MPC2106B
12
MOTOROLA FAST SRAM