DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

HDLU-2416 データシートの表示(PDF) - Broadcom Corporation

部品番号
コンポーネント説明
メーカー
HDLU-2416 Datasheet PDF : 18 Pages
First Prev 11 12 13 14 15 16 17 18
HDLx-2416 Series
Data Sheet
Table 1 shows how the Extended Function Disable (bit D6 of
the Control Register), Master Blank (bit D2 of the Control
Register), Digit Blank Disable (bit D1 of the Attribute RAM), and
BL input can be used to blank the display.
When the Extended Function Disable is a logic 1, the display
can be blanked only with the BL input. When the Extended
Function Disable is a logic 0, the display can be blanked
through the BL input, the Master Blank, and the Digit Blank
Disable. The entire display will be blanked if either the BL input
is logic 0 or the Master Blank is logic 1, providing all Digit Blank
Disable bits are logic 0. Those digits with Digit Blank Disable
bits a logic 1 will ignore both blank signals and remain ON. The
Digit Blank Disable bits allow individual characters to be
blanked or flashed in synchronization with the BL input.
Table 1 Display Blanking Truth Table
EFD MB DBDn BL
0
0
0
0 Display Blanked by BL
0 0X 1 Display ON
0
X
1
0 Display blanked by PL. Individual
characters "ON" based on "1" being
stored in DBDn
0
1
0
X Display Blanked by MB
0
1
1
1 Display Blanked by MB. Individual
characters "ON" based on "1" being
stored in DBDn
1
X
X
0 Display Blanked by BL
1
X
X
1 Display ON
Dimming
Dimming of the display is controlled through either the BL
input or the Control Register. A pulse width modulated signal
can be applied to the BL input to dim the display. A three bit
word in the Control Register generates an internal pulse width
modulated signal to dim the display. The internal dimming
feature is enabled only if the Extended Function Disable is a
logic 0.
Bits 3–5 in the Control Register provide internal brightness
control. These bits are interpreted as a three bit binary code,
with code (000) corresponding to the maximum brightness
and code (111) to the minimum brightness. In addition to
varying the display brightness, bits 3–5 also vary the average
value of IDD. IDD can be specified at any brightness level as
shown in Table 2.
Table 2 Current Requirements at Different Brightness Levels
Symbol
D5
D4
D3
Brightness
IDD(#)
0
0
0
100%
0
0
1
60%
0
1
0
40%
0
1
1
27%
1
0
0
17%
1
0
1
10%
1
1
0
7%
1
1
1
3%
25°C Typ.
110
66
45
30
20
12
9
4
25°C Max.
130
79
53
37
24
15
11
6
Max. over Temp. Unit
160
mA
98
mA
66
mA
46
mA
31
mA
20
mA
15
mA
9
mA
Broadcom
- 15 -

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]