CY7C1510KV18(2011) データシートの表示（PDF） - Cypress Semiconductor

部品番号

コンポーネント説明

メーカー

CY7C1510KV18
(Rev.:2011)

72-Mbit QDR® II SRAM 2-Word Burst Architecture

Cypress Semiconductor 

CY7C1510KV18, CY7C1525KV18

CY7C1512KV18, CY7C1514KV18

Contents

Pin Configuration ............................................................ 5

165-Ball FBGA (13 x 15 x 1.4 mm) Pinout ................. 5

Pin Definitions ................................................................. 7

Functional Overview ....................................................... 9

Read Operations ........................................................ 9

Write Operations ........................................................ 9

Byte Write Operations ................................................ 9

Single Clock Mode ..................................................... 9

Concurrent Transactions ............................................ 9

Depth Expansion ........................................................ 9

Programmable Impedance ....................................... 10

Echo Clocks ............................................................. 10

PLL ........................................................................... 10

Application Example ..................................................... 10

Truth Table ..................................................................... 11

Write Cycle Descriptions .............................................. 11

Write Cycle Descriptions .............................................. 12

Write Cycle Descriptions .............................................. 12

IEEE 1149.1 Serial Boundary Scan (JTAG) ................. 13

Disabling the JTAG Feature ..................................... 13

Test Access Port—Test Clock.................................. 13

Test Mode Select (TMS) .......................................... 13

Test Data-In (TDI) .................................................... 13

Test Data-Out (TDO)................................................ 13

Performing a TAP Reset .......................................... 13

TAP Registers .......................................................... 13

Instruction Register.......................................................... 13

Bypass Register .............................................................. 13

Boundary Scan Register.................................................. 13

Identification (ID) Register ............................................... 13

TAP Instruction Set .................................................. 13

IDCODE........................................................................... 14

SAMPLE Z ....................................................................... 14

SAMPLE/PRELOAD........................................................ 14

BYPASS .......................................................................... 14

EXTEST .......................................................................... 14

EXTEST OUTPUT BUS TRISTATE ................................. 14

Reserved ...........................................................................14

TAP Controller State Diagram .......................................15

TAP Controller Block Diagram ......................................16

TAP Electrical Characteristics ......................................16

TAP AC Switching Characteristics ...............................17

TAP Timing and Test Conditions ..................................17

Identification Register Definitions ................................18

Scan Register Sizes .......................................................18

Instruction Codes ...........................................................18

Boundary Scan Order ....................................................19

Power Up Sequence in QDR II SRAM ...........................20

Power Up Sequence ................................................. 20

PLL Constraints......................................................... 20

Maximum Ratings ...........................................................21

Operating Range ............................................................21

Neutron Soft Error Immunity .........................................21

Electrical Characteristics ..............................................21

DC Electrical Characteristics..................................... 21

AC Electrical Characteristics..................................... 23

Capacitance ....................................................................24

Thermal Resistance .......................................................24

Switching Characteristics .............................................25

Switching Waveforms ....................................................27

Ordering Information .....................................................28

Ordering Code Definitions......................................... 29

Package Diagram ...........................................................30

Acronyms ........................................................................31

Document Conventions .................................................31

Units of Measure ....................................................... 31

Document History Page .................................................32

Sales, Solutions, and Legal Information ......................33

Worldwide Sales and Design Support....................... 33

Products .................................................................... 33

PSoC Solutions ......................................................... 33

Document Number: 001-00436 Rev. *M

Page 4 of 33

[+] Feedback

Share Link: