Address
CE
BHE, BLE
WE
Data Input
Data Output
CY14B108L, CY14B108N
Figure 8. SRAM Write Cycle #2: CE Controlled[3, 13, 14, 15]
tWC
Address Valid
tSA
tSCE
tHA
tBW
tPWE
tSD
tHD
Input Data Valid
High Impedance
Address
CE
BHE, BLE
WE
Data Input
Data Output
Figure 9. SRAM Write Cycle #3: BHE and BLE Controlled[3, 13, 14, 15]
tWC
Address Valid
tSCE
tSA
tBW
tHA
tAW
tPWE
tSD
tHD
Input Data Valid
High Impedance
Document #: 001-45523 Rev. *D
Page 12 of 24
[+] Feedback