DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

56F8014 データシートの表示(PDF) - NXP Semiconductors.

部品番号
コンポーネント説明
メーカー
56F8014
NXP
NXP Semiconductors. NXP
56F8014 Datasheet PDF : 124 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
56F8014 Signal Pins
Table 2-3 56F8014 Signal and Package Information for the 32-Pin LQFP (Continued)
Signal
Name
LQFP
Pin No.
Type
State During
Reset
Signal Description
GPIOB7
2
Input/
Input with Port B GPIO — This GPIO pin can be individually programmed as
Output
internal an input or output pin.
pull-up
enabled
(TXD)
Input/
Transmit Data — SCI transmit data output or transmit / receive in
Output
single wire opeation.
(SCL2)
Input/
Output
Serial Clock — This pin serves as the I2C serial clock.
After reset, the default state is GPIOB7. The alternative peripheral
functionality is controlled via the SIM. See Section 6.3.8.
2. This signal is also brought out on the GPIOB0 pin.
RESET
16
Input
Input with
internal
pull-up
enabled
Reset — This input is a direct hardware reset on the processor.
When RESET is asserted low, the chip is initialized and placed in the
reset state. A Schmitt trigger input is used for noise immunity. The
internal reset signal will be deasserted synchronous with the internal
clocks after a fixed number of internal clocks.
(GPIOA7)
Input/Open
Drain
Output
Port A GPIO — This GPIO pin can be individually programmed as
an input or open drain output pin. Note that RESET functionality is
disabled in this mode and the chip can only be reset via POR, COP
reset, or software reset.
After reset, the default state is RESET.
GPIOB4
19
Input/
Input with Port B GPIO — This GPIO pin can be individually programmed as
Output
internal an input or output pin.
pull-up
enabled
(T0)
Input/
T0 — Timer, Channel 0
Output
(CLKO)
Output
Clock Output — This is a buffered clock signal. Using the
SIM_CLKO Select Register (SIM_CLKOSR), this pin can be
programmed as any of the following: disabled (logic 0), CLK_MSTR
(system clock), IPBus clock, or oscillator output. See Section 6.3.7.
After reset, the default state is GPIOB4. The alternative peripheral
functionality is controlled via the SIM. See Section 6.3.8.
Return to Table 2-2
56F8014 Technical Data, Rev. 11
Freescale Semiconductor
19

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]