DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

STV0118 データシートの表示(PDF) - STMicroelectronics

部品番号
コンポーネント説明
メーカー
STV0118 Datasheet PDF : 42 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
STV0118
II - PIN INFORMATION (continued)
II.2 - Pin Description
Pin Name
Type
Function
1 HSYNC
I/O Line Synchronization Signal :
- Input in ODDEV+HSYNC or VSYNC + HSYNC or VSYNC slave modes
- Output in all other modes (master/slave)
- Synchronous to rising edge of CKREF
- Default polarity : negative pulse
2 YCrCb7
3 YCrCb6
4 YCrCb5
5 YCrCb4
6 YCrCb3
7 YCrCb2
8 YCrCb1
9 YCrCb0
I/O Input : time multiplexed 4:2:2 luminance and chrominance data as defined in ITU-R
I/O Rec601-2 and Rec656 (except for TTL input levels). This bus interfaces with MPEG video
I/O decoder output port and typically carries a stream of Cb,Y,Cr,Y digital video at CKREF
I/O frequency, clocked on the rising edge (by default) of CKREF. A 54-Mbit/s ‘double’ Cb, Y,
I/O Cr, Y input multiplex is supported for double encoding application (rising and falling edge
I/O of CKREF are operating). Output: for test purpose only.
I/O
I/O
10
VSS
Supply Digital Ground
11
CVBS
Output Analog Composite Video Output (current-driven).
CVBS must be connected to analog ground over a load resistor (RLOAD).
Following the load resistor, a simple analog low pass filter is recommended CVBS
amplitude is proportional to IREF(CVBS) (VOUT(N) = N x RLOAD x IREF(CVBS)/96) with N = [0-
511] VOUT(Max.) = 1VPP and IOUT(Max.) = 5mA
12 VR_CVBS
I/O Internal Reference Voltage for the 9-bit DAC CVBS.
VR_CVBS must be connected to analog ground over a capacitor (6.8nF typ.),
VR_CVBS = 1.9V
13 IREF(CVBS)
I/O Reference current source for the 9-bit DAC CVBS.
- IREF(CVBS) must be biased to analog ground over a reference resistor RREF(CVBS)
- RREF(CVBS)(Min.) = 5.95 x RLOAD/VOUT(Max.) with VOUT(Max.) = 1VPP and IOUT(Max.) = 5mA
(IREF(CVBS) = VREF(CVBS)/RREF(CVBS)), VREF(CVBS) (Typ.) = 1.12V.
14
VSSA
Supply Analog ground for DACs
15
VDDA
Supply Analog positive power supply for DACs (+3.3V nom.)
16
IREF(RGB)
I/O Reference current source for Tri-DAC R/Y,G/C,B/CVBS.
-IREF(RGB) must be connected to analog ground over a reference resistor RREF(RGB)
-RREF(RGB)(Min.) = 5.95 x RLOAD/VOUT(Max.), with VOUT(Max.) = 1VPP and IOUT(Max.) = 5mA
(IREF(RGB) = VREF(RGB)/RREF(RGB)), VREF(RGB) (Typ.) = 1.12V.
17 VR_RGB
I/O Internal reference voltage for the 9bit Tri-DAC R/Y,G/C,B/CVBS.
VR_RGB must be biased to analog ground over a typical 6.8nF capacitor, VR_RGB = 1.9V.
18 B/CVBS
O Analog ‘Blue’ or CVBS output (current-driven).
This output must be connected to analog ground over a load resistor (RLOAD).
Following the load resistor, a simple analog low pass filter is recommended.
VOUT(Max.) = 1VPP and IOUT(Max.) = 5mA (VOUT(N) = N x RLOAD x IREF(RGB)/96)
with N = [0-511].
19
R/C
O Analog ‘Red’ or S-VHS Chrominance output (current-driven).
This output must be connected to analog ground over a load resistor (RLOAD).
Following the load resistor, a simple analog low pass filter is recommended.
VOUT(Max.) = 1VPP and IOUT(Max.) = 5mA (VOUT(N) = N x RLOAD x IREF(RGB)/96)
with N = [0-511].
20
G/Y
O Analog ‘Green’ or S-VHS Luminance output (current-driven).
This output must be connected to analog ground over a load resistor (RLOAD).
Following the load resistor, a simple analog low pass filter is recommended.
VOUT(Max.) = 1VPP and IOUT(Max.) = 5mA (VOUT(N) = N x RLOAD x IREF(RGB)/96)
with N = [0-511].
21
VDD
Supply Digital positive supply voltage (+3.3V nom.)
22 TTXS/CSI2C I/O Output : positive sync pulse for control of Teletext buffer in external demultiplexer or
Transport IC.
23
TTXD
I/O Teletext data stream from external demultiplexer or Transport IC synchronous to rising
edge of CKREF signal average rate of 6.9375Mbit/s.
Output in test mode only.
4/42

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]