M28F010 データシートの表示（PDF） - Intel
部品番号
コンポーネント説明
メーカー
M28F010 Datasheet PDF : 22 Pages
| |||
M28F010
AC CHARACTERISTICS Write Erase Program Operations(1 2)
Versions
Symbol
M28F010-90 M28F010-12 M28F010-15 M28F010-20 M28F010-25 Unit
Characteristic Min Max Min Max Min Max Min Max Min Max
tAVAV tWC Write Cycle Time 90
tAVWL tAS Address Set-Up
0
Time
120
150
200
250
ns
0
0
0
0
ns
tWLAX tAH Address Hold Time
60
60
60
90
ns
tDVWH tDS Data Set-up Time 50
50
50
50
50
ns
tWHDX tDH Data Hold Time
10
10
10
10
10
ns
tWHGL
Write Recovery
6
6
6
6
6
ms
Time before Read
tGHWL
Read Recovery
0
0
0
0
0
ms
Time before Write
tELWL tCS Chip Enable
20
20
20
20
20
ns
Set-Up Time
before Write
tWHEH tCH Chip Enable
0
0
0
0
0
ns
Hold Time
tWLWH tWP Write Pulse Width 80
80
80
80
80
ns
tELEH
Alternative Write 80
80
80
80
80
ns
Pulse Width
tWHWL tWPH Write Pulse
20
20
20
20
20
ns
Width High
tWHWH1
Duration of
Programming
Operation
10 25 10 25 10 25 10 25 10 25 ms
tWHWH2
Duration of
Erase Operation
9 5 10 5 9 5 10 5 9 5 10 5 9 5 10 5 9 5 10 5 ms
tVPEL
VPP Set-Up
100
100
100
100
100
ns
Time to Chip
Enable Low
NOTES
1 Read timing characteristics during read write operations are the same as during read-only operations Refer to AC Char-
acteristics for Read-Only Operations
2 Chip-Enable Controlled Writes Write operations are driven by the valid combination of Chip-Enable and Write-Enable In
systems where Chip-Enable defines the write pulse width (within a longer Write-Enable timing waveform) all set-up hold and
inactive Write-Enable times should be measured relative to the Chip-Enable waveform
17
Share Link: 