MC68HC000FN8 データシートの表示（PDF） - Motorola => Freescale

部品番号

コンポーネント説明

メーカー

MC68HC000FN8

Addendum to M68000 User Manual

Motorola => Freescale 

CLK

FC2–FC0

A23–A0

AS

LDS / UDS

R/W

DTACK

DATA IN

BERR / BR

(NOTE 2)

HALT / RESET

ASYNCHRONOUS

INPUTS

(NOTE 1)

S0 S1 S2 S3 S4 S5 S6 S7

6A

8

6

7

15

14

13

11

11A

17

9

18

47

27

48

31

47

47

47

32

32

56

47

12

28

29

30

NOTES:

1. Setup time for the asynchronous inputs IPL2–IPL0 and AVEC (#47) guarantees their recognition at the

next falling edge of the clock.

2. BR need fall at this time only to insure being recognized at the end of the bus cycle.

3. Timing measurements are referenced to and from a low voltage of 0.8 V and a high voltage of 2.0 V,

unless otherwise noted. The voltage swing through this range should start outside and pass through the

range such that the rise or fall is linear between 0.8 V and 2.0 V.

Figure 9. MC68SEC000 Read Cycle Timing Diagram

14

M68000 USER’S MANUAL ADDENDUM

MOTOROLA

Share Link: