M65669SP データシートの表示（PDF） - MITSUBISHI ELECTRIC
部品番号
コンポーネント説明
メーカー
M65669SP Datasheet PDF : 15 Pages
| |||
PRELIMINARY
Notice ; This is not the final specification.
Some of information in this document are
subject to changes.
V3.1
MITSUBISHI DIGITAL TV ICs
M65669SP/FP
PICTURE-IN-PICTURE
SIGNAL PROCESSING
Internal register information (continuing) (preliminary)
address bit
symbol
10h <7> INVDECODE
<6> AVERAGE
<5:0> PALRY<5:0>
11h <7> WDOF_KILLER_ON
<6:0> HYA<6:0>
12h <7:0> VYA<7:0>
13h <7:2> HX<5:0>
<1:0> HP<1:0>
14h <7:6> MVC<1:0>
<5:0> VXS<5:0>
15h <7> -
<6> PLUS
<5> -
<4:0> LINE_NUM<4:0>
16h <7:0> STB_DLY<7:0>
Reset val. 1/9 ex.
remarks
0 0 Sub picture decoder mode : [0] NTSC, [1] PAL
0 0 Sub picture decoder mode : [0] 1H based, [1] 2H based
00h 00h Threshold control of ident judgment of sub picture decoder
0
Sub picture killer on when its vert. sync lost : [0] on, [1] off
37h
Sub picture horizontal display pixel
44h
Sub picture vertical display line number
1Eh
Sub picture horizontal capture position (coarse)
0h
Sub picture horizontal capture position (fine)
0h
Sub picture C-sync input mask period :
0] 48us, [1] 44us, [2] 53us, [3] off
29h
Sub picture sample start line
0
for test : 0 set only
0
for test : 0 set only
0
for test : 0 set only
11h
Data slicer line selection
40h
Data slicer start bit detection parameter
17h <7:0> L_LEVEL<7:0>
82h
Data slicer data slice parameter
18h <7> EDGE_ON
0
<6:4> BGBY_EDGE<2:0>
0h
<3:0> BGY_EDGE<3:0>
Ch
19h <7:5> BGRY_EDGE<2:0>
0h
<4> HPFOFF
0
<3:0> FREE_RUN_ADJ<3:0> 0h
1Ah <7:0> SUB_PALM_JDGE<7:0> 0h
1Bh <7:6> NO_BST_LEVEL
0h
<5:4> BW_DET_LEVEL
0h
<3:0> HADJ<3:0>
0h
1Ch <7> PINOE
0
<6:0> V_DAC<6:0>
0h
Frame data independent control : [0] disable, [1] enable
Frame data independent B-Y data setting
Frame data independent Y data setting
Frame data independent R-Y data setting
Sub picture Y output HPF : [0]on, [1]off
Frequency adjustment control when free run mode (2's comp)
Parameter setting for PAL-M judgment
for test
for test
Parameter setting for PAL-M judgment
for test
Sub picture V or B DAC output amplitude control
1Dh <7:0> PINOE<7:0>
1Eh <7:0> -
FFh
for test
No assignment
1Fh <7:6> SYSTEM_STATE<1:0>
<5> MAIN_PALN
<4> SUB_UNLOCK
<3> SUB_PALN
<2> RDOF
<1> MAIN_BW
<0> WDOF
20h <7:6> NOISE<1:0>
<5> -WDOF
<4> EDS_ACK2
<3> EDS_ACK1
<2> SIGNAL_OK
<1> READ_REQB
<0> READ_REQA
21h <7:0> PDB<15:8>
22h <7:0> PDB<7:0>
23h <7:0> PDA<15:8>
24h <7:0> PDA<7:0>
System state : [0] NTSC, [1] PAL-M, [2] PAL-N, [3]N.A. (Read only)
Main is : [0] not PAL-N, [1] PAL-N (Read only)
VCXO is : [0] Lock, [1] Unlock (Read only)
Sub is : [0] not PAL-N, [1] PAL-N (Read only)
Main picture vertical sync is : [0] present, [1] not present (Read only)
Test use (Read only)
Sub picture vertical sync is : [0] present, [1] not present (Read only)
Test use (Read only)
S- ub picture vertical sync detection (Read only)
EDS data flag of even field : [0] no EDS, [1] EDS (Read only)
EDS data flag of odd field : [0] no EDS, [1] EDS (Read only)
Test use (Read only)
Read request of even field : [0] no, [1] requesting (Read only)
Read request of odd field : [0] no, [1] requesting (Read only)
Even field Sliced data upper 8 bit (Read only)
Even field Sliced data lower 8 bit (Read only)
Odd field Sliced data upper 8 bit (Read only)
Odd field Sliced data lower 8 bit (Read only)
( 9 / 15 )
Share Link: 