MC100E195FN データシートの表示（PDF） - Motorola => Freescale
部品番号
コンポーネント説明
メーカー
MC100E195FN Datasheet PDF : 5 Pages
| |||
MC10E195 MC100E195
DC CHARACTERISTICS (VEE = VEE(min) to VEE(max); VCC = VCCO = GND)
0°C
25°C
85°C
Symbol
Characteristic
Min Typ Max Min Typ Max Min Typ Max Unit Condition
IIH
Input HIGH Current
150
150
150
µA
IEE
Power Supply Current
10E
100E
130 156
130 156
130 156
130 156
mA
130 156
150 179
AC CHARACTERISTICS (VEE = VEE(min) to VEE(max); VCC = VCCO = GND)
0°C
25°C
85°C
Symbol
Characteristic
Min Typ Max Min Typ Max Min Typ Max Unit
Notes
tPLH
tPHL
Propagation Delay
IN to Q; Tap = 0
IN to Q; Tap = 127
EN to Q; Tap = 0
D7 to CASCADE
ps
1210 1360 1510 1240 1390 1540 1440 1590 1765
3200 3570 3970 3270 3630 4030 3885 4270 4710
1250 1450 1650 1275 1475 1675 1350 1650 1950
300 450 700 300 450 700 300 450 700
tRANGE Programmable Range
ps
tPD (max) – tPD (min) 2000 2175
2050 2240
2375 2580
∆t
Step Delay
D0 High
D1 High
D2 High
D3 High
D4 High
D5 High
D6 High
ps
6
17
17.5
21
34
35
42
55
68 105 55
70 105 65
84 120
115 136 180 115 140 180 140 168 205
250 272 325 250 280 325 305 336 380
505 544 620 515 560 620 620 672 740
1000 1088 1190 1030 1120 1220 1240 1344 1450
Lin
Linearity
D1 D0
D1 D0
D1 D0
7
tSKEW
ts
Duty Cycle Skew
tPHL–tPLH
Setup Time
D to LEN
D to IN
EN to IN
±30
200 0
800
200
±30
200
0
800
200
±30
200
0
800
200
ps
1
ps
2
3
th
Hold Time
LEN to D
IN to EN
500 250
0
500 250
0
500 250
0
ps
4
tR
Release Time
EN to IN
300
300
300
SET MAX to LEN
800
800
800
SET MIN to LEN
800
800
800
ps
5
tjit
Jitter
<5.0
<5.0
<5.0
ps
8
tr
Output Rise/Fall Time
ps
tf
20–80% (Q)
125 225 325 125 225 325 125 225 325
20–80% (CASCADE)
300 450 650 300 450 650 300 450 650
1. Duty cycle skew guaranteed only for differential operation measured from the cross point of the input to the cross point of the output.
2. This setup time defines the amount of time prior to the input signal the delay tap of the device must be set.
3. This setup time is the minimum time that EN must be asserted prior to the next transition of IN/IN to prevent an output response greater than
±75 mV to that IN/IN transition.
4. This hold time is the minimum time that EN must remain asserted after a negative going IN or positive going IN to prevent an output response
greater than ±75 mV to that IN/IN transition.
5. This release time is the minimum time that EN must be deasserted prior to the next IN/IN transition to ensure an output response that meets
the specified IN to Q propagation delay and transition times.
6. Specification limits represent the amount of delay added with the assertion of each individual delay control pin. The various combinations of
asserted delay control inputs will typically realize D0 resolution steps across the specified programmable range.
7. The linearity specification guarantees to which delay control input the programmable steps will be monotonic (i.e. increasing delay steps for
increasing binary counts on the control inputs Dn). Typically the device will be monotonic to the D0 input, however under worst case conditions
and process variation, delays could decrease slightly with increasing binary counts when the D0 input is the LSB. With the D1 input as the LSB
the device is guaranteed to be monotonic over all specified environmental conditions and process variation.
8. The jitter of the device is less than what can be measured without resorting to very tedious and specialized measurement techniques.
MOTOROLA
2–2
ECLinPS and ECLinPS Lite
DL140 — Rev 4
Share Link: 