DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

SN74LS258BML2 データシートの表示(PDF) - ON Semiconductor

部品番号
コンポーネント説明
メーカー
SN74LS258BML2
ON-Semiconductor
ON Semiconductor ON-Semiconductor
SN74LS258BML2 Datasheet PDF : 8 Pages
1 2 3 4 5 6 7 8
SN74LS257B SN74LS258B
FUNCTIONAL DESCRIPTION
The LS257B and LS258B are Quad 2-Input Multiplexers
with 3-state outputs. They select four bits of data from two
sources each under control of a Common Data Select Input.
When the Select Input is LOW, the I0 inputs are selected and
when Select is HIGH, the I1 inputs are selected. The data on
the selected inputs appears at the outputs in true
(non-inverted) form for the LS257B and in the inverted form
for the LS258B.
The LS257B and LS258B are the logic implementation of
a 4-pole, 2-position switch where the position of the switch
is determined by the logic levels supplied to the Select Input.
The logic equations for the outputs are shown below:
LS257B
Za = E0 (I1a S + I0a S) Zb = E0 (I1b S + I0b S)
Zc = E0 (I1c S + I0c S) Zd = E0 (I1d S + I0d S)
When the Output Enable Input (E0) is HIGH, the outputs
are forced to a high impedance “off” state. If the outputs are
tied together, all but one device must be in the high
impedance state to avoid high currents that would exceed the
maximum ratings. Designers should ensure that Output
Enable signals to 3-state devices whose outputs are tied
together are designed so there is no overlap.
LS258B
Za = E0 (I1a S + I0a S) Zb = E0 (I1b S + I0b S)
Zc = E0 (I1c S + I0c S) Zd = E0 (I1d S + I0d S)
TRUTH TABLE
OUTPUT SELECT
ENABLE INPUT
EO
S
H
X
L
H
L
H
L
L
L
L
H = HIGH Voltage Level
L = LOW Voltage Level
X = Don’t Care
(Z) = High Impedance (off)
DATA
INPUTS
I0
I1
XX
XL
XH
LX
HX
OUTPUTS OUTPUTS
LS257B LS258B
Z
Z
(Z)
(Z)
L
H
H
L
L
H
H
L
http://onsemi.com
4

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]