DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

CMX269A データシートの表示(PDF) - MX-COM Inc

部品番号
コンポーネント説明
メーカー
CMX269A
MX-COM
MX-COM Inc  MX-COM
CMX269A Datasheet PDF : 18 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
1200/2400/4800bps MSK Modem
2. Signal List
4
CMX469A PRELIMINARY INFORMATION
Pin No.
E2
P6 D3
Signal
Name
Type
1
1
1
Xtal/Clock
input
2
2
2
XTAL
3
3
3 TX Sync Out
output
output
5
5
4 TX Signal Out
output
7
6
5
TX Data In
input
8
7
6
TX ENABLE
input
9
8
7 Bandpass Out
output
10
9
8
RX Enable
input
11
10 9
VBIAS
power
12
11 10
VSS
13
12 11
Unclocked
Data Out
14
13 12
Clocked
Data Out
15
14 13 Carrier Detect
16
15 14 RX Signal In
18
17 15 RX Sync Out
power
output
output
output
input
output
Description
The input to the on-chip inverter, for use with either a
1.008MHz or a 4.032MHz Xtal or external clock.
Clock frequency selection is by the “Clock Rate”
input pin. The selection of this frequency will affect
the operational Data Rate of this device. Refer to
Table 3.
As specified in the Performance Specifications, this
input signal should be actively clocked (either driven
from an external source or via an XTAL circuit).
Output of the on-chip inverter.
A squarewave, produced on-chip, to synchronize the
input of logic data and transmission of the MSK
signal. See Figure 8 and Section 4.1.
When the transmitter is enabled, this pin outputs the
(140-step pseudo sinewave) MSK signal. See
Figure 8. With the transmitter disabled, this output is
set to a high-impedance state.
Serial logic data to be transmitted is input to this pin.
A logic ‘0’ will enable the transmitter. See Figure 8.
A logic ‘1’ at this input will put the transmitter into
powersave while forcing “TX Sync Out” to a logic ‘1’
and “TX Signal Out” to a high-impedance state. This
pin is internally pulled to VDD.
The output of the RX Bandpass Filter. This output
impedance is typically 10kand may require
buffering prior to use.
The control of the RX function. The control of other
outputs is provided in Table 2
The output of the on-chip analog bias circuitry. Held
internally at VDD/2, this pin should be bypassed to
VSS by a capacitor (C2). See Figure 2 and RX
Enable notes. This bias voltage is maintained under
all powersave conditions.
Negative supply (GND).
The recovered asynchronous serial data output from
the receiver.
The recovered synchronous serial data output from
the receiver. Data is latched out by the recovered
clock, available at the “RX Sync Out”. See Figure 9
and Figure 11.
When an MSK signal is being received this output is
a logic ‘1’.
The MSK signal input for the receiver. This input
should be coupled via a capacitor, C3.
A flywheel squarewave output. This clock will
synchronize to incoming RX MSK data.
See Figure 9 and Figure 11.
©1999 MX-COM, Inc.
www.mxcom.com tel: 800 638 5577 336 744 5050 fax: 336 744 5054
Doc. # 20480191.002
4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA
All trademarks and service marks are held by their respective companies.

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]