MCM69F735ZP7 データシートの表示（PDF） - Motorola => Freescale
部品番号
コンポーネント説明
メーカー
MCM69F735ZP7 Datasheet PDF : 16 Pages
| |||
TRUTH TABLE (See Notes 1 Through 5)
Next Cycle
Deselect
Address
Used
SE1
SE2
SE3 ADSP ADSC ADV
G3
DQx
None
1
X
X
X
0
X
X
High–Z
Write 2, 4
X
Deselect
Deselect
Deselect
Deselect
Begin Read
Begin Read
Continue Read
Continue Read
Continue Read
None
0
X
1
0
X
X
X
High–Z
X
None
0
0
X
0
X
X
X
High–Z
X
None
X
X
1
1
0
X
X
High–Z
X
None
X
0
X
1
External
0
1
0
0
External
0
1
0
1
0
X
X
High–Z
X
X
X
X
High–Z
X5
0
X
X
High–Z
READ5
Next
X
X
X
1
1
0
1
High–Z
READ
Next
X
X
X
1
1
0
0
DQ
READ
Next
1
X
X
X
1
0
1
High–Z
READ
Continue Read
Suspend Read
Suspend Read
Suspend Read
Suspend Read
Begin Write
Next
1
X
X
X
1
0
0
DQ
READ
Current
X
X
X
1
1
1
1
High–Z
READ
Current
X
X
X
1
1
1
0
DQ
READ
Current
1
X
X
X
1
1
1
High–Z
READ
Current
1
X
X
X
1
1
0
DQ
READ
External
0
1
0
1
0
X
X
High–Z
WRITE
Continue Write
Next
X
X
X
1
1
0
X
High–Z
WRITE
Continue Write
Next
1
X
X
X
1
0
X
High–Z
WRITE
Suspend Write
Current
X
X
X
1
1
1
X
High–Z
WRITE
Suspend Write
Current
1
X
X
X
1
1
X
High–Z
WRITE
NOTES:
1. X = don’t care. 1 = logic high. 0 = logic low.
2. Write is defined as either 1) any SBx and SW low or 2) SGW is low.
3. G is an asynchronous signal and is not sampled by the clock K. G drives the bus immediately (tGLQX) following G going low.
4. On write cycles that follow read cycles, G must be negated prior to the start of the write cycle to ensure proper write data setup times. G must
also remain negated at the completion of the write cycle to ensure proper write data hold times.
5. This read assumes the RAM was previously deselected.
LINEAR BURST ADDRESS TABLE (LBO = VSS)
1st Address (External)
2nd Address (Internal)
X . . . X00
X . . . X01
X . . . X01
X . . . X10
3rd Address (Internal)
X . . . X10
X . . . X11
4th Address (Internal)
X . . . X11
X . . . X00
X . . . X10
X . . . X11
X . . . X00
X . . . X01
X . . . X11
X . . . X00
X . . . X01
X . . . X10
INTERLEAVED BURST ADDRESS TABLE (LBO = VDD)
1st Address (External)
2nd Address (Internal)
X . . . X00
X . . . X01
3rd Address (Internal)
X . . . X10
4th Address (Internal)
X . . . X11
X . . . X01
X . . . X00
X . . . X11
X . . . X10
X . . . X10
X . . . X11
X . . . X00
X . . . X01
X . . . X11
X . . . X10
X . . . X01
X . . . X00
WRITE TRUTH TABLE
Read
Cycle Type
SGW
SW
H
H
SBa
SBb
SBc
SBd
X
X
X
X
Read
H
L
H
H
H
H
Write Byte a
H
L
L
H
H
H
Write Byte b
Write Byte c
H
L
H
L
H
H
H
L
L
H
L
H
Write Byte d
H
L
H
L
H
L
Write All Bytes
H
L
L
L
L
L
Write All Bytes
L
X
X
X
X
X
MOTOROLA FAST SRAM
MCM69F735
5
Share Link: 