DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

EDL1216CASA-10-E データシートの表示(PDF) - Elpida Memory, Inc

部品番号
コンポーネント説明
メーカー
EDL1216CASA-10-E
Elpida
Elpida Memory, Inc Elpida
EDL1216CASA-10-E Datasheet PDF : 59 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
EDL1216CASA
Synchronous Characteristics
Parameter
Clock cycle time
(CL= 2)
(CL= 3)
Access time from CLK
(CL= 2)
(CL= 3)
CLK high level width
CLK low level width
Data-out hold time
Data-out low-impedance time
Data-out high-impedance time
(CL= 2)
(CL= 3)
Data-in setup time
Data-in hold time
Address setup time
Address hold time
CKE setup time
CKE hold time
CKE setup time (Power down exit)
Command (/CS, /RAS, /CAS, /WE,
UDQM, LDQM) setup time
Command (/CS, /RAS, /CAS, /WE,
UDQM, LDQM) hold time
Note: 1. Output load.
Symbol
tCK2
tCK3
tAC2
tAC3
tCH
tCL
tOH
tLZ
tHZ2
tHZ3
tDS
tDH
tAS
tAH
tCKS
tCKH
tCKSP
tCMS
tCMH
Output
min.
15
10
3
3
3
0
3
3
2
1
2
1
2
1
2
2
1
Z = 50
max.
7
6
7
6
30 pF
Output load
Asynchronous Characteristics
Parameter
Symbol
ACT to REF/ACT command period (operation) tRC
ACT to REF/ACT command period (refresh) tRC1
ACT to PRE command period
tRAS
PRE to ACT command period
tRP
Delay time ACT to READ/WRITE command
tRCD
ACT (one) to ACT (another) command period tRRD
Data-in to PRE command period
Data-in to ACT (REF) command period
(Auto precharge)
(CL = 2)
(CL = 3)
tDPL
TDAL2
TDAL3
Mode register set cycle time
tRSC
Transition time
tT
Refresh time (4,096 refresh cycles)
tREF
min.
90
90
60
30
30
20
20
2CLK + 30
2CLK + 30
2
1
64
max.
120000
30
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
CLK
ns
ms
Note
1
1
1
Notes
Data Sheet E0195E30 (Ver. 3.0)
8

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]