VES1820X データシートの表示（PDF） - Philips Electronics
部品番号
コンポーネント説明
メーカー
VES1820X Datasheet PDF : 40 Pages
| |||
Philips Semiconductors
Single chip DVB-C channel receiver
Product specification
VES1820X
SYMBOL
CMCAP
RBIAS
VREF
VREFP
VREFM
CMO
CMI
VD1
VS1
VD2
VS2
VD3
VS3
VD4
DVCC
DGND
PLLGND
PLLVCC
PPLUS
PIN NUMBER
85
82
88
87
86
84
83
81
80
94
93
89
90
95
96
97
98
99
100
TYPE
I
I
O
O
O
O
O
I
I
I
I
I
I
I
I
I
I
I
I
DESCRIPTION
This pin is connected to a tap point on an internal resistor divider
used to create CMO and CMI. An external capacitor of value 0.1µf
should be connected between this point and ground to provide good
power supply rejection from the positive supply at higher
frequencies.
An external resistor of value 3.3k should be connected between
this pin and ground to provide good accurate bias currents for the
analog circuits on the ADC.
This is the output of an on-chip resistor divider. An external capacitor
of value 0.1µf should be connected between this point and ground to
provide good power supply rejection from the positive supply at
higher frequencies. Reference voltages VREFP and VREFM are
derived from the voltage on VREF.
This is a positive voltage reference for the A/D converter. It is derived
from the voltage on pin VREF through an on-chip fully-differential
amplifier. The voltage on this pin is nominally equal to CMO + 0.25
volts.
This is the negative voltage reference for the A/D converter. It is
derived from the voltage on pin VREF through an on-chip fully-
differential amplifier. The voltage on this pin is nominally equal to
CMO- 0.25 volts.
This pin provides the common-mode out voltage for the analog
circuits on the ADC. It is the buffered version of a voltage derived
from an on-chip resistor devider, and has a nominal value of 0.5 x
VD3.
This pin provides the common-mode in voltage for the analog circuits
on the ADC. It is the buffered version of a voltage derived from an
on-chip resistor devider, and has a nominal value of 0.75 x VD3.
Power supply input for the digital switching circuitry (3.3 typ).
Ground return for the digital switching circuitry.
Power supply input for the analog clock drivers (3.3V typ).
Ground return for the analog clock drivers.
Power supply input for the analog circuits (3.3V typ).
Ground return for analog circuits.
Power supply input that connects to an n-well guard ring that
surrounds the ADC (3.3V typ).
3.3V supply for the digital section of the PLL.
Ground connection for the digital section of the PLL.
Ground connection for the analog section of the PLL.
3.3V supply for the analog section of the PLL.
P-well bias for the analog section of the PLL. Must be tied to 0V.
1999 March 01
9
Share Link: 