VES1993 データシートの表示（PDF） - Philips Electronics
部品番号
コンポーネント説明
メーカー
VES1993 Datasheet PDF : 16 Pages
| |||
Philips Semiconductors
Single Chip Satellite Channel Receiver
Product specification
VES1993
Symbol
OCLK
DEN
UNCOR
PSYNC
FEL
TEST
TRST
TDO
TCK
TDI
TMS
SADDR[2:0]
SDA
SCL
IICDIV[1:0]
VIN1
VIN2
VREFN
VREFP
AVD
AVS
Pin Number
72
73
74
76
80
84
85
86
88
89
90
31,32,33
36
37
12,15
41
45
42
46
43
44
Type
O
3.3V
O
3.3V
O
3.3V
O
3.3V
O
5V
I
I
O
5V
I
I
I
I
I/O
5V
I
I
I
I
O
O
I
I
Description
Reference source not found.,Error! Reference source not found.)
Output CLock. OCLK is the output clock for the parallel DO[7:0] outputs.
OCLK is internally generated depending on which type of interface is
selected.
Data ENable : this output signal is high when there is valid data on bus
DO[7:0].
UNCORrectable packet. This output signal goes high on a rising edge of
OCLK when the provided packet is uncorrectable.
Pulse SYNChro. This output signal goes high on a rising edge of OCLK
each time the first byte of a packet is provided.
Front End Locked. This output signal goes high when the demodulator,
the Viterbi decoder and the de-interleaver are all synchronized. FEL is
an open drain output and therefore requires an external pull up resistor
to either VDD or VCC.
TEST input. This input pin must be grounded for normal operation of the
VES 1993.
Test ReSeT. This active low input signal is used to reset the TAP
controller when in boundary scan mode. In normal mode of operation
TRST must be set low.
Test Data Out. This is the serial Test output pin used in boundary scan
mode. Serial Data are provided on the falling edge of TCK.
Test ClocK : an independant clock used to drive the TAP controller when
in boundary scan mode. In normal mode of operation, TCK must be
grounded.
Test Data In. The serial input for Test data and instruction when in
boundary scan mode. In normal mode of operation, TDI must be set to
GND or VDD.
Test Mode Select. This input signal provides the logic levels needed to
change the TAP controller from state to state. In normal mode of
operation, TMS must be set to VDD.
SADDR[2:0] input signals are the 3 LSBs of the I2C address of the VES
1993.The MSBs are internally set to 0001. Therefore the complete I2C
address of the VES 1993 is (MSB to LSB) : 0, 0, 0, 1, SADDR[2],
SADDR[1], SADDR[0].
SDA is a bidirectional signal. It is the serial input/output of the I2C
internal block. A pull-up resistor (typically 2.2 k•) must be connected
between SDA and VCC for proper operation (Open Drain output).
I2C clock input. SCL should nominally be a square wave with a
maximum frequency of 400 KHz. SCL is generated by the system I2C
master.
These pins allow to select the frequency of the I2C system clock,
depending on the crystal frequency. Internal I2C clock is a division of
XIN by 2IICDIV (IICDIV from 1 to 3) and must be between 6 and 20 MHz.
Analog signal Input for channel I.
Analog signal Input for channel Q.
Analog negative voltage reference. A decoupling capacitor of typically
0.1mF must be placed as closed as possible between VREFP and
VREFN. The typical voltage value at VREFN is 1.25V.
Analog positive voltage reference. A decoupling capacitor of typically 0.1
µF must be placed as closed as possible between VREFP and VREFN.
The typical voltage value at VREFP is 2V.
Analog positive supply voltage. AVD is typically 3.3V.
Analog ground voltage. A 0.1µF decoupling capacitor must be placed
between AVD and AVS.
1999 Jan 01
9
Share Link: 