FSD_CHIPSET_B/0104VP2
CHIP SET INTERFACE SPECIFICATION
LIST OF TABLES
Table 1
Table 2
Table 3
Table 4
: Interface timing ............................................................................................................. 4
: Control register description ........................................................................................... 7
: Reception status register description ............................................................................ 8
: FPGA pin out ................................................................................................................ 8
iii/iv
i