DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

AD7450 データシートの表示(PDF) - Analog Devices

部品番号
コンポーネント説明
メーカー
AD7450 Datasheet PDF : 24 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
AD7450
CS
PRELIMINARY TECHNICAL DATA
t1
SC LK
t CONVE RT
t2
t5
1
2
3
4
5
t7
t3
t4
B
13
14
t6
15
16
t8
t QUIET
SDATA
0
0
0
0
DB11 DB10
DB2
DB1
4 LEADING ZERO’S
Figure 1. Serial Interface Timing Diagram
DB0
3-STATE
ABSOLUTE MAXIMUM RATINGS1
(TA = +25°C unless otherwise noted)
VDD to GND . . . . . . . . . . . . . . . . . . . . . . . . -0.3 V to +7 V
VIN+ to GND . . . . . . . . . . . . . . . . . –0.3 V to VDD + 0.3 V
VIN- to GND . . . . . . . . . . . . . . . . . –0.3 V to VDD + 0.3 V
Digital Input Voltage to GND . . . -0.3 V to VDD + 0.3 V
Digital Output Voltage to GND . . -0.3 V to VDD + 0.3 V
VREF to GND . . . . . . . . . . . . . . . . . . . -0.3 V to VDD +0.3 V
Input Current to Any Pin Except Supplies2 . . . . ±10mA
Operating Temperature Range
Commercial (A, B Version) . . . . . . . . . -40oC to +85oC
Storage Temperature Range . . . . . . . . . -65oC to +150oC
Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . +150oC
SOIC, µSOIC Package, Power Dissipation . . . . 450mW
JA Thermal Impedance . . . . . . . . . . 157°C/W (SOIC)
205.9°C/W (µSOIC)
JC Thermal Impedance . . . . . . . . . . . 56°C/W (SOIC)
43.74°C/W (µSOIC)
Lead Temperature, Soldering
Vapor Phase (60 secs) . . . . . . . . . . . . . . . . . . . +215oC
Infared (15 secs) . . . . . . . . . . . . . . . . . . . . . . . +220oC
ESD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . TBD
NOTES
1Stresses above those listed under “Absolute Maximum Ratings” may cause permanent
damage to the device. This is a stress rating only and functional operation of the device
at these or any other conditions above those listed in the operational sections of this
specification is not implied. Exposure to absolute maximum rating conditions for
extended periods may affect device reliability.
2Transient currents of up to 100 mA will not cause SCR latch up.
200µA
IOL
TO
OUTP UT
PIN
CL
50 pF
2 00µA
IOH
+ 1.6 V
Figure 2. Load Circuit for Digital Output Timing Specifications
ORDERING GUIDE
Model
Range
Linearity
Package
Error (LSB)1 Option4
Branding Information
AD7450AR
AD7450ARM
AD7450BR
AD7450BRM
EVAL-AD7450CB2
EVAL-CONTROL BRD23
-40°C to +85°C
-40°C to +85°C
-40°C to +85°C
-40°C to +85°C
Evaluation Board
Controller Board
±2 LSB
±2 LSB
±1 LSB
±1 LSB
SO-8
RM-8
SO-8
RM-8
AD7450AR
CPA
AD7450BR
CPB
NOTES
1Linearity error here refers to Integral Linearity Error.
2This can be used as a stand-alone evaluation board or in conjunction with the EVALUATION BOARD CONTROLLER for evaluation/demonstration purposes.
3EVALUATION BOARD CONTROLLER. This board is a complete unit allowing a PC to control and communicate with all Analog Devices
evaluation boards ending in the CB designators.
4S0 = SOIC; RM = µSOIC
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection. Although
WARNING!
the AD7450 features proprietary ESD protection circuitry, permanent damage may occur on devices
subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended
to avoid performance degradation or loss of functionality.
ESD SENSITIVE DEVICE
–4–
REV. PrJ

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]