LZ93N19 データシートの表示（PDF） - Sharp Electronics
部品番号
コンポーネント説明
メーカー
LZ93N19 Datasheet PDF : 11 Pages
| |||
LZ93N19
~:. SYMBOL
27
CLKI
28
Vcc
29
EOO
30
CPI
31
HD
32
RPI
33 SCHD
34
VD
35
FI
36 CPBL
1/0 POIARITY
PIN NAME
Ic
nr
Main clock
FUNCTION
An input pin for reference clock,
tinnect to DOUT (pin 3) of timing LSI (U93N61 ) or
DO (pin 3) of timing LSI; following frequencies ap-
pear on this pin;
At NT3C mode : 9.534964 MHz when CKMD = L level
12.713285 MHz when CKMD = H level
At PAL mode : 9.656250 MHz when CKMD = L level
12.875 ~ MHz when CKMD = H level
—
—
Power supply
Supply +5 V Wwer.
Phase comparator output for input signals RPI (pin
TO
—
Phase comparator
output
32) and CPI (pin 30). When CPI is advanced, output
is Low level. When CPI is delayed, output is High
level, When phases are equal, the terminal imped-
ance is High.
An input pin for comparison horizontal signal to the
Horizontal comparison phase comparator. Connect to SCHD (pin 33) when
Ic
–
input
comparator is used. Set to L level when comparator
is not used.
o
n
Horizontal drive pulse
The pulse occurs at the start of lines. Connect to
timing LSI.
An input pin for the reference horizontal signal to
Ic
Horizontal reference the phase comparator. Connect to HD (pin 31) when
n
input
comparator is used, Set to L level when comparator
is not used.
o
n
Subcarrier HD
A horizontal synchronization pulse obtained by di-
viding 4FSC (pin 43).
At NTSC mode : dividing into 1 /91 O 4FSC.
At PAL mode : dividing into 1/} 135 4FSC ordi-
narily and dividing into 1/1 137
4FSC during one horizontal pe-
riod within the V blanking,
0
n
V drive pulse
The pulse occurs at the start of every field. Con-
nect to VDI (pin 2) of timing LSI (LZ93N61 ) or VDI
(Pin 1) of timing LSI (U92E62).
o
N
Filed index
The pulse is used for detecting field.
At NTSC mode : 1st field; LOW
2nd field; HIGH
At PAL mode : 1st and 3rd field; LOW
2nd and 4th field; HIGH
Ic
When the input is High, BCPI (pin 37) and BCP2
n
Blanking clamp pulse
(pin 36) are Low.
Share Link: 