SAA7780 データシートの表示（PDF） - Philips Electronics

部品番号

コンポーネント説明

メーカー

SAA7780

ThunderBird Q3D™ PCI Audio Accelerator

Philips Electronics 

Philips Semiconductors

ThunderBird Q3D PCI Audio

Accelerator

Product Specification

SAA7780

PCLK

RST#

34

I-T

PCI Bus Clock Input

PCLK is the PCI bus clock input. It is used to synchronize all PCI

bus operations and typically runs at 33MHz.

33

I

PCI Bus Reset

An active low version of the system reset, this signal causes the PCI

interface to return to the idle states in all state machines and

asynchronously three-states all PCI bus signals. All registers will be

reset to their default values as well. The CODEC interface line

should be all driven inactive along with the external memory

interface. This reset will assert the DSP reset.

Serial Configuration Port

CFGDAT

101

CFGCLK

102

I,PU-T

O-T

Serial Configuration Data

This pin is used to shift in PCI configuration data for the Subsystem

ID and the Subsystem Vendor ID in each of the PCI configuration

headers present in the SAA7780 chip. The Serial Configuration Port

is a standard I2C interface. This line should never be pulled low.

Serial Configuration Clock

The serial clock is a 400 KHz clock generated from OSC and

supplied to an external serial EEPROM to synchronize the serial

configuration data.

Test Interface

TRI#

29

NAND#

30

I-T

Tri-State Test Enable

When this pin is pulled low and RST# is pulsed asserted, all output

and I/O pins of the SAA7780 will be forced into a three-state

condition. Pulsed assertion of the RST# signal will release the

SAA7780 from this test mode.

I-T

NAND Tree Test Enable

When this pin is pulled low and RST# is pulsed asserted, the

SAA7780 will enter the parametric NAND tree test mode. The

details of the NAND tree test mode are described later in this

document.

1999 Sep 30

19

Share Link: