DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

SAA7214 データシートの表示(PDF) - Philips Electronics

部品番号
コンポーネント説明
メーカー
SAA7214
Philips
Philips Electronics Philips
SAA7214 Datasheet PDF : 12 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Philips Semiconductors
Transport MPEG2 source decoder
Preliminary specification
SAA7214
System time base management with a double counter
mechanism for clock control and discontinuity handling
2 PTS/DTS timers
A GP/HS filter which can serve as alternate input from
for example EEE1394 devices. It can also output either
scrambled or descrambled TS to IEEE 1394 devices.
APPLICATIONS
Digital television decoder environment.
GENERAL DESCRIPTION
SAA7214 system overview
The device is part of a comprehensive source decoding kit
which contains all the hardware and software required to
receive and decode MPEG2 transport streams, including
descrambling, demultiplexing. In addition, it includes a
MIPS PR3001 RISC CPU core and several peripheral
interfaces such as UARTs, I2C-bus units, and an
IEEE 1284 (Centronics) interface. The SAA7214 is
therefore capable of performing all controller tasks in
digital television applications such as set-top boxes.
The SAA7214 is compliant to DVB specification.
The SAA7214 receives transport streams through a
versatile stream input interface capable of handling both
byte-parallel and bit-serial streams, in various formats,
supporting data streams up to and including 13.5 Mbytes/s
(108 Mbits/s). The stream data is first applied to an on-chip
descrambler incorporating DVB descrambling algorithm,
on the basis of 6 control word pairs stored in on-chip RAM.
Demultiplexing is subsequently applied to the stream, to
separate up to 32 individual data streams.
The demultiplexer section includes clock recovery and
timebase management. Program Specific Information
(PSI), Service Information (SI), Conditional Access (CA)
messages and private data are selected and stored in
external memory, for subsequent off-line processing by
the internal PR3001 CPU core.
To support advanced board testing facilities, the SAA7214
includes boundary scan test hardware, in accordance with
the JTAG standard. The device features a low-power
sleep mode, which is capable of sustaining set-top box
standby functionality, thus eliminating the need for a
separate front-panel controller. The SAA7214 requires a
supply voltage of 3.3 V and some devices input and output
interfaces are 5 V tolerant. The device is mounted in a
SQFP208 package.
2001 Mar 28
3

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]