202727AZ データシートの表示（PDF） - Intersil

部品番号

コンポーネント説明

メーカー

202727AZ

Real Time Clock/Calendar with EEPROM

Intersil 

Timing Diagrams

SCL

tSU:STA

SDA

(INPUT TIMING)

SDA

(OUTPUT TIMING)

ISL12027, ISL12027A

tF

tHIGH

tSU:DAT

tHD:STA

tLOW

tR

tHD:DAT

tAA

tDH

FIGURE 1. BUS TIMING

tHD:STO

tSU:STO

tBUF

SCL

SDA

8TH BIT OF LAST BYTE

ACK

tWC

STOP

CONDITION

FIGURE 2. WRITE CYCLE TIMING

START

CONDITION

SCL

SDA

tRSP

tRSP<tWDO

tRSP>tWDO

tRST

tRSP>tWDO

tRST

RESET

START

STOP START

Note: All inputs are ignored during the active reset period (tRST).

FIGURE 3. WATCHDOG TIMING

VRESET

VDD

tPURST

tR

RESET

7

tRPD

tPURST

FIGURE 4. RESET TIMING

tF

VRVALID

FN8232.8

August 12, 2010

Share Link: