K9MCG08U5M-P データシートの表示（PDF） - Samsung
部品番号
コンポーネント説明
メーカー
K9MCG08U5M-P Datasheet PDF : 45 Pages
| |||
K9HBG08U1M
K9LAG08U0M K9MCG08U5M
Advance
FLASH MEMORY
Figure 1-1. K9LAG08U0M Functional Block Diagram
VCC
VSS
A12 - A31
X-Buffers
Latches
& Decoders
16,384M + 512M Bit
NAND Flash
ARRAY
A0 - A11
Y-Buffers
Latches
& Decoders
(2,048 + 64)Byte x 1,048,576
Data Register & S/A
Command
Command
Register
Y-Gating
I/O Buffers & Latches
CE
Control Logic
RE
& High Voltage
WE
Generator
Global Buffers
Output
Driver
CLE ALE WP
VCC
VSS
I/0 0
I/0 7
Figure 2-1. K9LAG08U0M Array Organization
1 Block = 128 Pages
(256K + 8k) Byte
1,024K Pages
(=8,192 Blocks)
2K Bytes
64 Bytes
1 Page = (2K + 64)Bytes
1 Block = (2K + 64)B x 128 Pages
= (256K + 8K) Bytes
1 Device = (2K+64)B x 128Pages x 8,192 Blocks
= 16,896 Mbits
8 bit
Page Register
2K Bytes
I/O 0 ~ I/O 7
64 Bytes
I/O 0 I/O 1 I/O 2 I/O 3 I/O 4 I/O 5 I/O 6
1st Cycle
A0
A1
A2
A3
A4
A5
A6
2nd Cycle A8
A9
A10
A11
*L
*L
*L
3rd Cycle A12
A13
A14
A15
A16
A17
A18
4th Cycle A20
A21
A22
A23
A24
A25
A26
5th Cycle A28
A29
A30
A31
*L
*L
*L
NOTE : Column Address : Starting Address of the Register.
* L must be set to "Low".
* The device ignores any additional input of address cycles than required.
I/O 7
A7
*L
A19
A27
*L
Column Address
Column Address
Row Address
Row Address
Row Address
9
Share Link: 