DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

M393T6553BZ0-CCC データシートの表示(PDF) - Samsung

部品番号
コンポーネント説明
メーカー
M393T6553BZ0-CCC
Samsung
Samsung Samsung
M393T6553BZ0-CCC Datasheet PDF : 21 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
512MB, 1GB, 2GB Registered DIMMs
DDR2 Registered DIMM Ordering Information
Part Number
M393T6553BG(Z)3-CD5/CC
M393T6553BG(Z)0-CD5/CC
M393T2953BG(Z)3-CD5/CC
M393T2953BG(Z)0-CD5/CC
M393T2950BG(Z)3-CD5/CC
M393T2950BG(Z)0-CD5/CC
M393T5750BS(Y)3-CD5/CC
M393T5750BS(Y)0-CD5/CC
Density
512MB
512MB
1GB
1GB
1GB
1GB
2GB
2GB
Organization
64Mx72
64Mx72
128Mx72
128Mx72
128Mx72
128Mx72
256Mx72
256Mx72
Note: “Z” and “Y” of Part number(11th digit) stand for Lead-free products.
Note: “3” of Part number(12th digit) stand for Dummy Pad PCB products.
Component Composition
64Mx8(K4T51083QB)*9EA
64Mx8(K4T51083QB)*9EA
64Mx8(K4T51083QB)*18EA
64Mx8(K4T51083QB)*18EA
128Mx4(K4T51043QB)*18EA
128Mx4(K4T51043QB)*18EA
128Mx4(K4T51043QB)*36EA
128Mx4(K4T51043QB)*36EA
DDR2 SDRAM
Number of Rank
1
1
2
2
1
1
2
2
Height
30mm
30mm
30mm
30mm
30mm
30mm
30mm
30mm
Features
• Performance range
D5(DDR2-533)
Speed@CL3
400
Speed@CL4
533
Speed@CL5
-
CL-tRCD-tRP
4-4-4
CC(DDR2-400)
400
400
-
3-3-3
Unit
Mbps
Mbps
Mbps
CK
• JEDEC standard 1.8V ± 0.1V Power Supply
• VDDQ = 1.8V ± 0.1V
• 200 MHz fCK for 400Mb/sec/pin, 267MHz fCK for 533Mb/sec/pin
• 4 Banks
• Posted CAS
• Programmable CAS Latency: 3, 4, 5
• Programmable Additive Latency: 0, 1 , 2 , 3 and 4
• Write Latency(WL) = Read Latency(RL) -1
• Burst Length: 4 , 8(Interleave/nibble sequential)
• Programmable Sequential / Interleave Burst Mode
• Bi-directional Differential Data-Strobe (Single-ended data-strobe is an optional feature)
• Off-Chip Driver(OCD) Impedance Adjustment
• On Die Termination
• Average Refresh Period 7.8us at lower than TCASE 85°C, 3.9us at 85°C < TCASE < 95°C
• Serial presence detect with EEPROM
• DDR2 SDRAM Package: 60ball FBGA - 128Mx4/64Mx8
• All of Lead-free products are compliant for RoHS
Note: For detailed DDR2 SDRAM operation, please refer to Samsung’s Device operation & Timing diagram.
Address Configuration
Organization
128Mx4(512Mb) based Module
64Mx8(512Mb) based Module
Row Address
A0-A13
A0-A13
Column Address
A0-A9,A11
A0-A9
Bank Address
BA0-BA1
BA0-BA1
Auto Precharge
A10
A10
Rev. 1.3 Aug. 2005

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]