DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MAX3541 データシートの表示(PDF) - Maxim Integrated

部品番号
コンポーネント説明
メーカー
MAX3541 Datasheet PDF : 19 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Complete Single-Conversion
Television Tuner
Detailed Description
Register Descriptions
The MAX3541 includes 11 programmable registers and
2 read-only registers. The 11 programmable registers
include two N-divider registers, an R-divider register, a
VCO register, an IFOVLD/Charge Pump/Filter Select
register, a Control register, a Shutdown register, and
Tracking Filter Control registers. These 11 programma-
ble registers are also readable. The read-only registers
include a status register and a ROM table data register.
Recommended default bit settings are provided for
user convenience only and are not guaranteed. The
user must write all registers after power-up and no ear-
lier than 100μs after power-up.
Table 1. Register Configuration
REGISTER
NAME
MSB
READ/ REGISTER
WRITE ADDRESS
D7
N-DIV High Both
0x00
0
N-DIV Low
Both
0x01
N7
R-DIV
Both
0x02
0
VCO
Both
0x03
VCO4
IFOVLD,
Charge Pump, Both
0x04
0
and Filter Select
Control
Both
0x05
0
Shutdown
Both
Tracking Filter
Series Capacitor
Tracking Filter
Parallel Capacitor
Tracking Filter
ROM Address
Reserved
ROM Table
Data Readback
Status
Both
Both
Both
Both
Read
Read
0x06
0x07
0x08
0x09
0x0A
0x0B
0x0C
SHDN
_MIX1
TFS7
FLD
0
X
TFR7
POR
D6
N14
N6
R6
VCO3
D5
N13
N5
R5
VCO2
DATA BYTE
D4
D3
N12
N11
N4
N3
R4
R3
VCO1
VCO0
IFOVLD2 IFOVLD1 IFOVLD0 CP1
0
SHDN
_MIX0
TFS6
0
SHDN
_IF
TFS5
0
SHDN
_OD
TFS4
SHDN
_RF
SHDN
_SYN
TFS3
0
TFP5
TFP4
TFP3
0
X
TFR6
LD2
0
X
TFR5
LD1
0
X
TFR4
LD0
TFA3
X
TFR3
X
D2
N10
N2
R2
LD
CP0
SHDN
_IFVGA
0
TFS2
TFP2
TFA2
X
TFR2
X
D1
N9
N1
R1
VDIV1
TF
INPT1
0
TFS1
TFP1
TFA1
X
TFR1
X
LSB
D0
N8
N0
R0
VDIV0
0
INPT0
0
TFS0
TFP0
TFA0
X
TFR0
X
Table 2. N-DIV High Register (Address: 0000b)
BIT NAME
RESERVED
N[14:8]
BIT LOCATION (0 = LSB)
RECOMMENDED
DEFAULT
FUNCTION
7
0
Must be set to 0.
6-0
0000001
Sets the most significant bits of the PLL integer divider (N). Default
integer divider value is N = 4688. N can range from 256 to 32,767.
10 ______________________________________________________________________________________

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]