DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

M7010R データシートの表示(PDF) - STMicroelectronics

部品番号
コンポーネント説明
メーカー
M7010R Datasheet PDF : 67 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
M7010R
Table 18. READ Command Parameters
CMD Parameter
CMD[2]
Read Command
Description
0
Single Read
Reads a single location of the data array, mask array, external SRAM,
or device registers. All access information is applied on the DQ Bus.
Reads a block of locations from the data array or mask array as a
burst.
The internal register (RBURADR) specifies the starting address and
1
Burst Read
the length of the data transfer from the data array or mask array, and it
auto-increments the address for each access.
All other access information is applied on the DQ Bus.
Note: The device registers and external SRAM can only be read in
single-read mode.
Table 19. Data and Mask Array, SRAM READ Address Format
DQ
DQ
[67:30]
[29]
DQ
[28:26]
DQ
[25:21]
DQ
[20:19]
DQ
[18:14]
DQ
[13:0]
Successful SEARCH
Reserved
0: Direct
1: Indirect
Register Index
(Applicable if DQ[29]
ID
is indirect)
00: Data
Array
Reserved
If DQ[29] is '0,' this field carries
address of data array location.
If DQ[29] is '1,' the successful
SEARCH Register specified on
DQ[28:26] supplies the address
of the data array location:
{SSR[13:2], SSR[1] | DQ[1],
SSR[0] | DQ[0]}(1)
If DQ[29] is '0,' this field carries
address of mask array location.
Successful SEARCH
If DQ[29] is '1,' the successful
Reserved
0: Direct
1: Indirect
Register Index
(Applicable if DQ[29]
ID
01: Mask
Array
SEARCH Register specified on
Reserved DQ[28:26] supplies the address
is indirect)
of the mask array location:
{SSR[13:2], SSR[1] | DQ[1],
SSR[0] | DQ[0]}(1)
Successful SEARCH
Reserved
0: Direct
1: Indirect
Register Index
(Applicable if DQ[29]
ID
is indirect)
10:
External
SRAM
Reserved
If DQ[29] is '0,' this field carries
address of SRAM location.
If DQ[29] is '1,' the successful
SEARCH Register specified on
DQ[28:26] supplies the address
of the SRAM location.
Note: 1. |stands for logical OR operation, and { }stands for concatenation operator.
Table 20. READ Address Format for Internal Registers
DQ[67:26]
DQ[25:21]
DQ[20:19]
DQ[18:6]
Reserved
ID
11: Register
Reserved
DQ[5:0]
Register Address
30/67

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]