MX98725 データシートの表示（PDF） - Macronix International
部品番号
コンポーネント説明
メーカー
MX98725 Datasheet PDF : 33 Pages
| |||
MX98725
Pin Name
PAR
Type
T/S
Pin No.
64
STOPB
S/T/S 60
REQB
GNTB
T/S
19
I
18
PMEB
O/D
14
EXSTARTB O/D
12
LANWAKE O
11
EN_RPO I
13
BPA1
O
111
(EEDI)
BPA0
O
110
(EECK)
BPA[17:0] O
BPD0
T/S
(EEDO)
107,108
110-118
123-125
130-132
106
BPD[7:0] T/S
EECS
O
FWEB
O
FOEB
O
FCSB
O
RDA
O
RTX
O
RTX2EQ O
CPK
I
RXIP
I
99-106
109
119
121
120
139
2
1
160
150
RXIN
I
149
160 Pin Function and Driver
PCI bus parity bit: shared PCI bus even parity bit for 32 bits AD bus and
CBE bus.
PCI Target requested transfer stop signal: as bus master, assertion of
STOPB cause MX98725 either to retry, disconnect, or abort.
PCI bus request signal: to initiate a bus master cycle request
PCI bus grant acknowledge signal: host asserts to inform MX98725
that access to the bus is granted
Power Management Event: asserts low when Magic Packet is received.
Start externel circuit signal: asserts low to enable system's power
supply when Magic Packet is detected. Normally tri-stated.
LAN wake up signal: asserts high to indicate a magic packet has been
detected in Magic Packet enable mode.
Enable On-Chip Power-On-Reset : normally unconnected.
Boot PROM address bit 1(EECS=0): together with BPA[17:0] to access
external boot PROM up to 256KB.
EEPROM data in(EECS=1): EEPROM serial data input pin.
Boot PROM address bit 0(EECS=0): together with BPA[17:0] to access
external boot PROM or FLASH up to 256KB.
EEPROM clock(EECS=1): EEPROM clock input pin
Boot PROM address lines:
Boot PROM data line 0(EECS=0): boot ROM or flash data line 0.
(EEPROM data out(EECS=1): EEPROM serial data out pin(during
reset initialization.)
Boot PROM data lines: boot ROM or FLASH data lines 7-0.
EEPROM chip select.
FLASH Write Enable
FLASH ROM Output Enable
FLASH Chip Select pin
Connecting an external resistor to ground. See application note.
Connecting an external resistor to ground. See application note.
Connecting an external resistor to ground. See application note.
Connecting an external capacitor. See application note.
Twisted pair receive differential input: Support both 10Base-T and
100 Base-TX differential receive input.
Twisted pair receive differential input: Support both 10Base-T and
100 Base-TX receive differential input
P/N:PM0488
REV. 1.7, SEP. 15, 1998
4
Share Link: 