DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

AT91M40400 データシートの表示(PDF) - Atmel Corporation

部品番号
コンポーネント説明
メーカー
AT91M40400
Atmel
Atmel Corporation Atmel
AT91M40400 Datasheet PDF : 116 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
AT91M40400
EBI: External Bus Interface
The EBI generates the signals which control the access to
the external memory or peripheral devices. The EBI is fully
programmable and can address up to 64M bytes. It has
eight chip selects and a 24-bit address bus, the upper four
bits of which are multiplexed with a chip select.
The 16-bit data bus can be configured to interface with 8-
or 16-bit external devices. Separate read and write control
signals allow for direct memory and peripheral interfacing.
The EBI supports different access protocols allowing single
clock cycle memory accesses.
The main features are:
External Memory Mapping
Up to 8 chip select lines
8- or 16-bit data bus
Byte write or byte select lines
Remap of boot memory
Two different read protocols
Programmable wait state generation
External wait request
Programmable data float time
The EBI User Interface is described on page 30.
Figure 5. External Memory Smaller than Page Size
External Memory Mapping
The memory map associates the internal 32-bit address
space with the external 24-bit address bus.
The memory map is defined by programming the base
address and page size of the external memories (see EBI
User Interface registers EBI_CSR0 to EBI_CSR7). Note
that A0-A23 is only significant for 8-bit memory; A1-A23 is
used for 16-bit memory.
If the physical memory device is smaller than the pro-
grammed page size, it wraps around and appears to be
repeated within the page. The EBI correctly handles any
valid access to the memory device within the page (see
Figure 5).
In the event of an access request to an address outside
any programmed page, an Abort signal is generated. Two
types of Abort are possible: instruction prefetch abort and
data abort. The corresponding exception vector addresses
are respectively 0x0000000C and 0x00000010. It is up to
the system programmer to program the error handling rou-
tine to use in case of an Abort (see the ARM7TDMI
Datasheet for further information).
Memory
Map
Hi
1M byte device
Low
Hi
1M byte device
Low
Hi
1M byte device
Low
Hi
1M byte device
Low
Base + 4M byte
Base + 3M byte
Base + 2M byte
Base + 1M byte
Repeat 3
Repeat 2
Repeat 1
Base
9

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]