TND301 データシートの表示（PDF） - ON Semiconductor
部品番号
コンポーネント説明
メーカー
TND301 Datasheet PDF : 8 Pages
| |||
TND301
Delay Lines
Delay Lines are used to synchronize clocks that travel
different distances within the Clock Management system
(see Figure 7). It is difficult in the card cage with a backplane
to distribute all clocks to all circuits using the same length
line. The position of the cards in the card cage makes this
impossible. One way to synchronize the clocks in a large
system is to use delay line circuits. The signal comes into the
device and is delayed by an amount determined by a
programmable input. This programmable input can be a
parallel word and/or a single analog voltage input.
1
Programmable Input
Short Lines
Delay Line
1
Device
MC100EP195
MC100EP196
Long Lines
N
Figure 7. Example of Clock Delay
Clock Dividers
Clock Dividers are required to reduce the frequency of
certain clocks within a system.
Divide by 2
MC100EP195
MC100LVEP34
MC100EP139
MC100EP016
Divide by 2
MC100EP33
MC100LVEP34
MC100EP139
MC100EP016
Divide by 2
MC100LVEP34
MC100EP016
Figure 8. Example of Clock Division
http://onsemi.com
5
Share Link: 