DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

VSC7959W データシートの表示(PDF) - Vitesse Semiconductor

部品番号
コンポーネント説明
メーカー
VSC7959W Datasheet PDF : 10 Pages
1 2 3 4 5 6 7 8 9 10
VITESSE
SEMICONDUCTOR CORPORATION
3.125Gb/s CML Limiting Amplifier with LOS Detect
Advance Product Information
VSC7959
Table 6: Pad Coordinates
Pad
Name
CZ1
CZ2
GNDA
LAINP
LAINM
GNDA
LVL
TH
LOS
LOS
VCCA
LOAM
LAOP
VCCA
SQ
Pad/Pin
Pin Name
Number
CZ1
1
CZ2
2
GND
3
IN+
4
IN-
5
GND
6
LEVEL
7
TH
8
LOS
9
LOS
10
VCC
11
OUT-
12
OUT+
13
VCC
14
SQUELCH 15
NC
/16
Coordinates (µm)
X
Y
270.525 1359.05
80.95
80.95
80.95
80.95
80.95
1170.525
990.525
810.525
630.525
450.525
80.95
270.525
270.525
80.95
1169.475 80.95
1359.05 270.525
1359.05
1359.05
1359.05
1359.05
450.525
630.525
810.525
990.525
1359.05 1170.525
1169.475 1359.05
Description
Offset Correction Loop Capacitor. Place capacitor between
this pin and CZ2 to alter time constant of offset correction
loop. See Detailed Description section.
Offset Correction Loop Capacitor. Place capacitor between
this pin and CZ1 to alter time constant of offset correction
loop. See Detailed Description section.
Supply Ground
Noninverted Input Signal
Inverted Input Signal
Supply Ground
Output Current Level. This pin may either be connected to
ground or left unconnected. Connecting to ground causes
output current to be 20mA. The output is 16mA when left
unconnected. See Detailed Description section.
Loss of Signal (LOS) Threshold. Connect a resistor from
this pin to ground to set the input signal level at which LOS
outputs will be asserted. See Application Information
section.
Inverted Loss of Signal Output. LOS is HIGH for input
signals above the threshold programmed by TH. See
Detailed Description section.
Noninverted Loss of Signal Output. LOS is LOW for input
signals above the threshold programmed by TH. See
Detailed Description section.
Power Supply
Inverted Data Output
Noninverted Data Output
Power Supply
Squelch Input. Squelch is disabled if this pin is unconnected
or set LOW. When SQUELCH is HIGH, OUT+ and OUT-
are forced to static levels.
No Connection
Page 6
© VITESSE SEMICONDUCTOR CORPORATION 741 Calle Plano Camarillo, CA 93012
Tel: (800) VITESSE FAX: (805) 987-5896 Email: prodinfo@vitesse.com
Internet: www.vitesse.com
G52358-0, Rev 2.0
02/09/01

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]