DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

81080V データシートの表示(PDF) - Lattice Semiconductor

部品番号
コンポーネント説明
メーカー
81080V Datasheet PDF : 26 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
Specifications ispLSI 81080V
Internal Timing Parameters
Over Recommended Operating Conditions
PARA-
METER #2
DESCRIPTION
I/O Cell Delay
tidcom 23 Input Pad and Input Buffer, Combinatorial Input
tidreg 24 Input Pad and Input Buffer, Registered Input
tobp 25 Output Register/Latch Bypass to Output Buffer
tibp
26 Input Register/Latch Bypass to BFM Routing or GRP
tiolat 27 I/O Cell Latch, Transparent Mode
tioco 28 I/O Cell Register/Latch, Clk/Gate to Output
tiosu 29 I/O Cell Register/Latch, Setup Time
tioh
30 I/O Cell Register/Latch, Hold Time
tiorst 31 I/O Cell Register/Latch, Reset or Set Time
tiosuce 32 I/O Cell Register/Latch, Setup Time for Clk Enable
tiohce 33 I/O cell Register/Latch, Hold Time for Clk Enable
todreg 34 I/O Cell Output Buffer Delay, Registered Output
todcom 35 I/O Cell Output Buffer Delay, Combinatorial Output
todz 36 Output Driver Disable Time
tslf
37 Slew Rate Adder, Fast Slew Rate
tsls
38 Slew Rate Adder, Slow Slew Rate
GLB / Macrocell Delay
tandhs 39 AND Array, High Speed Mode
tandlp 40 AND Array, Low Power Mode
t1pt
41 Single Product Term Bypass
t4ptcom 42 Four Product Term Bypass, Combinatorial Macrocell
t4ptreg 43 Four Product Term Bypass, Registered Macrocell
tptsa 44 Product Term Sharing Array
tmbp 45 Macrocell Register/Latch Bypass
tmlat 46 Macrocell Latch, Transparent Mode
tmco 47 Macrocell Register/Latch, Clk/Gate to Output
tmsu 48 Macrocell Register/Latch, Setup Time
tmh
49 Macrocell Register/Latch, Hold Time
tmrst 50 Macrocell Register/Latch, Reset or Set Time
tmsuce 51 Macrocell Register/Latch, Setup Time for Clk Enable
tmhce 52 Macrocell Register/Latch, Hold Time for Clk Enable
tfloc
54 Local Feedback to AND Array
tpck
55 Single Product Term, Clk
tpcken 56 Single Product Term, Clk Enable
tsck
57 Shared Product Term, Clk
tscken 58 Shared Product Term, Clk Enable
tprst 59 Single Product Term, Reset or Set Delay
trdir
60 Macrocell Register, Direct Input from GRP
-125
MIN MAX
0.3
6.4
0.0
0.4
2.0
0.5
0.5
2.5
1.5
0.9
4.6
1.6
1.6
1.4
0.0
6.2
2.6
6.5
1.9
0.5
1.4
2.4
0.0
4.6
0.2
2.7
1.0
1.4
1.0
2.3
0.1
1.3
1.3
1.7
1.7
1.9
1.7
1.9
1.5
7.2
-90
MIN MAX
0.4
7.6
0.0
0.5
2.4
1.2
2.4
3.2
1.7
1.0
4.6
1.9
1.9
1.7
0.0
7.3
2.9
7.7
2.2
0.6
1.7
2.7
0.0
5.5
0.8
4.5
1.2
1.5
1.3
2.6
0.1
1.6
1.6
2.0
2.0
2.3
2.0
2.3
1.7
8.4
-60
MIN MAX UNITS
0.6
ns
11.2 ns
0.0
ns
0.8
ns
3.6
ns
1.6
ns
3.9
ns
4.7
ns
2.5
ns
1.2
ns
6.9
ns
2.9
ns
2.9
ns
2.6
ns
0.0
ns
10.9 ns
4.2
ns
11.5 ns
3.4
ns
0.9
ns
2.2
ns
4.1
ns
0.0
ns
8.2
ns
0.9
ns
6.9
ns
1.1
ns
1.6
ns
1.7
ns
3.9
ns
0.6
ns
2.5
2.5
ns
3.1
ns
3.1
3.5
ns
3.1
3.5
ns
2.6
ns
12.7 ns
15

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]