DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

KAC-1310 データシートの表示(PDF) - Unspecified

部品番号
コンポーネント説明
メーカー
KAC-1310 Datasheet PDF : 76 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
IMAGE SENSOR SOLUTIONS
IMAGE SENSOR SOLUTIONS
Registers. The Integration Time is defined by a
combination of the width of the VF and the
Integration Time Registers (4Eh and 4Fh), (Table
38 and Table 39 on page 61); and can be
expressed as:
Integration Time (Tint) = (cintd + 1) * Trow
where cintd is the number of virtual frame row
times desired for integration time. Therefore, the
integration time can be adjusted in steps of VF row
times.
Row Time (Trow) = (vcwd+shAd+shBd+19) * MCLKperiod
If the integration time is programmed to be larger
than the VF then it will be truncated to the number
of rows in the VF. The VF must be increased
before the Integration Time can be increased
further.
NOTE: The upd bit of Reg 4Eh is used to indicate
a change to cint[13:0]. Since multiple I2C writes
may be needed to complete desired frame to
frame integration time changes, the upd bit signals
that all desired programming has been completed,
and to apply these changes to the next frame
captured. This prevents undesirable changes in
integration time that may result from I2C writes that
span the “End of Frame” boundary. This upd bit
has to be toggled from its previous state in order
for the new value of cint[13:0] to be
accepted/updated by the sensor and take effect.
i.e. If its previous state is “0”, when writing a new
cint value, first write cint[7:0] to register 4Fh, then
write both cint [13:8] and “1” to the upd bit to
register 4Eh. The upd bit should be sent as close
to the Start of Frame as possible to ensure a
smooth transition from the old integration time to
the new.
SFRS Integration Time
Just as with operation in CFRS mode, the
integration time is defined by a number of Row
Times. As before:
Row Time (Trow) = (vcwd+shAd+shBd+19) * MCLKperiod
where vcwd defines the number of columns in the
virtual frame. The user controls vcwd via the
Virtual Frame Column Width registers (Table 42
and Table 43 on page 63).
Integration Time (Tint) = (cintd + 1) * Trow
where cintd is the number of virtual frame row
times desired for integration time.
Note: In CFRS operation, the integration time is
limited (clipped) by the readout time (which is also
the Frame Time). In SFRS mode, the Frame Time
is expanded to include any programmed
integration time. Thus in SFRS operation there is
no boundary to the integration time.
Frame Rate
The Frame Rate can be defined as the time
required to readout an entire frame of data plus
the required blanking time. There is a different
relationship between the Frame Rate and Virtual
Frame for CFRS and SFRS mode operation.
CFRS Frame Rate
In CFRS, the Frame Rate of the imager is
controlled by varying the size of the Virtual Frame
surrounding the WOI, and is independent of
Integration Time. Refer to Figure 8 for a pictorial
description of the Virtual Frame (VF) and its
relationship to the WOI. In CFRS operation, the
Frame Rate (FR) (Frame Rate = 1/Frame Time) is
defined by the VF size and clock speed (MCLK).
The Frame Time (FT) and can be expressed as:
FT =(vrdd +1) * Trow
where vrdd defines the number of rows in the
virtual frame. The user controls vrdd via the Virtual
Frame Row Depth registers (Table 40 and Table
41 on page 62).
If the VF width (vcwd) is <1296, then the timing
block holds the two Frame Rate Clamp (FRC)
rows to a length of 1296 even while all of the other
rows are shorter. This is to ensure enough time for
the clamping circuit. If the FRC is turned off (see
Clamp Control and HCLK Delay Register (64h), it
is recommended that the CFRCA and CFRCB
pins be tied to ground directly (i.e. no 0.1 µF
capacitor).
NOTE: The WOI and Integration Time will be
clipped by the VF.
14
KAC-1310 Rev 4 • www.kodak.com/go/imagers 585-722-4385 Email: imagers@kodak.com

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]