KSZ8863MLL データシートの表示（PDF） - Micrel
部品番号
コンポーネント説明
メーカー
KSZ8863MLL Datasheet PDF : 107 Pages
| |||
Micrel, Inc.
KSZ8863MLL/FLL//RLL
Advanced Switch Functions .............................................................................................................................................. 34
Bypass Mode .................................................................................................................................................................... 34
IEEE 802.1Q VLAN Support............................................................................................................................................. 34
QoS Priority Support ......................................................................................................................................................... 34
Port-Based Priority..................................................................................................................................................... 35
802.1p-Based Priority ................................................................................................................................................ 35
DiffServ-Based Priority .............................................................................................................................................. 35
Spanning Tree Support..................................................................................................................................................... 36
Rapid Spanning Tree Support .......................................................................................................................................... 37
Tail Tagging Mode ............................................................................................................................................................ 37
IGMP Support ................................................................................................................................................................... 38
IGMP Snooping ......................................................................................................................................................... 38
IGMP Send Back to the Subscribed Port .................................................................................................................. 38
Port Mirroring Support ...................................................................................................................................................... 38
Rate Limiting Support ....................................................................................................................................................... 39
Unicast MAC Address Filtering......................................................................................................................................... 39
Configuration Interface ..................................................................................................................................................... 39
I2C Master Serial Bus Configuration .......................................................................................................................... 39
I2C Slave Serial Bus Configuration ........................................................................................................................... 40
SPI Slave Serial Bus Configuration ........................................................................................................................... 41
Loopback Support............................................................................................................................................................. 43
Far-end Loopback...................................................................................................................................................... 43
Near-end (Remote) Loopback ................................................................................................................................... 44
MII Management (MIIM) Registers ..................................................................................................................................... 45
PHY1 Register 0 (PHYAD = 0x1, REGAD = 0x0): MII Basic Control........................................................................ 46
PHY2 Register 0 (PHYAD = 0x2, REGAD = 0x0): MII Basic Control........................................................................ 46
PHY1 Register 1 (PHYAD = 0x1, REGAD = 0x1): MII Basic Status ......................................................................... 47
PHY2 Register 1 (PHYAD = 0x2, REGAD = 0x1): MII Basic Status ......................................................................... 47
PHY1 Register 2 (PHYAD = 0x1, REGAD = 0x2): PHYID High................................................................................ 47
PHY2 Register 2 (PHYAD = 0x2, REGAD = 0x2): PHYID High................................................................................ 47
PHY1 Register 3 (PHYAD = 0x1, REGAD = 0x3): PHYID Low................................................................................. 47
PHY2 Register 3 (PHYAD = 0x2, REGAD = 0x3): PHYID Low................................................................................. 47
PHY1 Register 4 (PHYAD = 0x1, REGAD = 0x4): Auto-Negotiation Advertisement Ability ..................................... 48
PHY2 Register 4 (PHYAD = 0x2, REGAD = 0x4): Auto-Negotiation Advertisement Ability ..................................... 48
PHY1 Register 5 (PHYAD = 0x1, REGAD = 0x5): Auto-Negotiation Link Partner Ability ......................................... 48
PHY2 Register 5 (PHYAD = 0x2, REGAD = 0x5): Auto-Negotiation Link Partner Ability ......................................... 48
PHY1 Register 29 (PHYAD = 0x1, REGAD = 0x1D): Not support ............................................................................ 49
PHY2 Register 29 (PHYAD = 0x2, REGAD = 0x1D): LinkMD Control/Status .......................................................... 49
PHY1 Register 31 (PHYAD = 0x1, REGAD = 0x1F): PHY Special Control/Status................................................... 49
PHY2 Register 31 (PHYAD = 0x2, REGAD = 0x1F): PHY Special Control/Status................................................... 49
Memory Map (8-bit Registers)............................................................................................................................................ 50
Global Registers ............................................................................................................................................................... 50
Port Registers ................................................................................................................................................................... 50
Advanced Control Registers ............................................................................................................................................. 50
January 27, 2014
5
Revision 1.5
Share Link: 