DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

KSZ8863MLL データシートの表示(PDF) - Micrel

部品番号
コンポーネント説明
メーカー
KSZ8863MLL Datasheet PDF : 107 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Micrel, Inc.
KSZ8863MLL/FLL//RLL
Register 159[6:0] (0x9F): Port 2 Q1 Egress data rate limit ....................................................................................... 76
Register 163[6:0] (0xA3): Port 3 Q1 Egress data rate limit ....................................................................................... 76
Register 156[6:0] (0x9C): Port 1 Q2 Egress data rate limit ....................................................................................... 76
Register 160[6:0] (0xA0): Port 2 Q2 Egress data rate limit ....................................................................................... 76
Register 164[6:0] (0xA4): Port 3 Q2 Egress data rate limit ....................................................................................... 76
Register 157[6:0] (0x9D): Port 1 Q3 Egress data rate limit ....................................................................................... 76
Register 161[6:0] (0xA1): Port 2 Q3 Egress data rate limit ....................................................................................... 76
Register 165[6:0] (0xA5): Port 3 Q3 Egress data rate limit ....................................................................................... 76
Register 166 (0xA6): KSZ8863 mode indicator ......................................................................................................... 77
Register 167 (0xA7): High Priority Packet Buffer Reserved for Q3........................................................................... 77
Register 168 (0xA8): High Priority Packet Buffer Reserved for Q2........................................................................... 77
Register 169 (0xA9): High Priority Packet Buffer Reserved for Q1........................................................................... 77
Register 170 (0xAA): High Priority Packet Buffer Reserved for Q0 .......................................................................... 77
Register 171 (0xAB): PM Usage Flow Control Select Mode 1 .................................................................................. 77
Register 172 (0xAC): PM Usage Flow Control Select Mode 2.................................................................................. 77
Register 173 (0xAD): PM Usage Flow Control Select Mode 3.................................................................................. 78
Register 174 (0xAE): PM Usage Flow Control Select Mode 4 .................................................................................. 78
Register 175 (0xAF): TXQ Split for Q3 in Port 1........................................................................................................ 78
Register 176 (0xB0): TXQ Split for Q2 in Port 1........................................................................................................ 78
Register 177 (0xB1): TXQ Split for Q1 in Port 1........................................................................................................ 78
Register 178 (0xB2): TXQ Split for Q0 in Port 1........................................................................................................ 78
Register 179 (0xB3): TXQ Split for Q3 in Port 2........................................................................................................ 79
Register 180 (0xB4): TXQ Split for Q2 in Port 2........................................................................................................ 79
Register 181 (0xB5): TXQ Split for Q1 in Port 2........................................................................................................ 79
Register 182 (0xB6): TXQ Split for Q0 in Port 2........................................................................................................ 79
Register 183 (0xB7): TXQ Split for Q3 Port 3............................................................................................................ 79
Register 184 (0xB8): TXQ Split for Q2 Port 3............................................................................................................ 80
Register 185 (0xB9): TXQ Split for Q1 in Port 3........................................................................................................ 80
Register 186 (0xBA): TXQ Split for Q0 in Port 3 ....................................................................................................... 80
Register 187 (0xBB): Interrupt enable register .......................................................................................................... 80
Register 188 (0xBC): Link Change Interrupt ............................................................................................................. 80
Register 189 (0xBD): Force Pause Off Iteration Limit Enable................................................................................... 81
Register 192 (0xC0): Fiber Signal Threshold ............................................................................................................ 81
Register 193 (0xC1): Internal 1.8V LDO Control ....................................................................................................... 81
Register 194 (0xC2): Insert SRC PVID ..................................................................................................................... 81
Register 195 (0xC3): Power Management and LED Mode ....................................................................................... 82
Register 196(0xC4): Sleep Mode .............................................................................................................................. 82
Register 198 (0xC6): Forward Invalid VID Frame and Host Mode............................................................................ 83
Static MAC Address Table ................................................................................................................................................. 84
Examples: ......................................................................................................................................................................... 84
VLAN Table .......................................................................................................................................................................... 86
Dynamic MAC Address Table ............................................................................................................................................ 87
MIB (Management Information Base) Counters............................................................................................................... 88
Additional MIB Counter Information........................................................................................................................... 91
Absolute Maximum Ratings ............................................................................................................................................... 92
Operating Ratings ............................................................................................................................................................... 92
January 27, 2014
8
Revision 1.5

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]