DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

NAND512-A2C データシートの表示(PDF) - Numonyx -> Micron

部品番号
コンポーネント説明
メーカー
NAND512-A2C Datasheet PDF : 51 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Description
1
Description
NAND512-A2C
The NAND Flash 528 Byte/ 264 Word Page is a family of non-volatile Flash memories that
uses the Single Level Cell (SLC) NAND cell technology. It is referred to as the Small Page
family. The NAND512R3A2C, NAND512R4A2C, NAND512W3A2C, and NAND512W4A2C
have a density of 512 Mbits and operate with either a 1.8V or 3V voltage supply. The size of
a Page is either 528 Bytes (512 + 16 spare) or 264 Words (256 + 8 spare) depending on
whether the device has a x8 or x16 bus width.
The address lines are multiplexed with the Data Input/Output signals on a multiplexed x8 or
x16 Input/Output bus. This interface reduces the pin count and makes it possible to migrate
to other densities without changing the footprint.
To extend the lifetime of NAND Flash devices it is strongly recommended to implement an
Error Correction Code (ECC). The use of ECC correction allows to achieve up to 100,000
program/erase cycles for each block. A Write Protect pin is available to give a hardware
protection against program and erase operations.
The devices feature an open-drain Ready/Busy output that can be used to identify if the
Program/Erase/Read (P/E/R) Controller is currently active. The use of an open-drain output
allows the Ready/Busy pins from several memories to be connected to a single pull-up
resistor.
A Copy Back command is available to optimize the management of defective blocks. When
a Page Program operation fails, the data can be programmed in another page without
having to resend the data to be programmed.
The devices are available in the following packages:
TSOP48 12 x 20mm
VFBGA63 (9 x 11 x 1mm, 6 x 8 ball array, 0.8mm pitch)
In order to meet environmental requirements, Numonyx offers the devices in ECOPACK®
packages. ECOPACK packages are Lead-free. The category of second Level Interconnect
is marked on the package and on the inner box label, in compliance with JEDEC Standard
JESD97. The maximum ratings related to soldering conditions are also marked on the inner
box label.
All devices have the Chip Enable Don't Care option, which allows the code to be directly
downloaded by a microcontroller, as Chip Enable transitions during the latency time do not
stop the read operation.
A Serial Number option, allows each device to be uniquely identified. The Serial Number
options is subject to an NDA (Non Disclosure Agreement) and so not described in the
datasheet. For more details of this option contact your nearest Numonyx Sales office.
For information on how to order these options refer to Table 24: Ordering information
scheme. Devices are shipped from the factory with Block 0 always valid and the memory
content bits, in valid blocks, erased to ’1’.
See Table 2: Product description, for all the devices available in the family.
6/51

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]