DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MAX15102EWL データシートの表示(PDF) - Maxim Integrated

部品番号
コンポーネント説明
メーカー
MAX15102EWL Datasheet PDF : 11 Pages
1 2 3 4 5 6 7 8 9 10
MAX15102
Small 2A, Low-Dropout Linear Regulator
in a 2.7mm x 1.6mm Package
Absolute Maximum Ratings
IN, SS_BYP, FB to GND ..........................................-0.3V to +6V
EN, PG, OUT to GND..................................-0.3V to (VIN + 0.3V)
OUT Short Circuit.......................................................Continuous
Continuous Power Dissipation (TA = +70NC)
WLP (derate 19.2mW/NC above +70NC).....................1538mW
Operating Temperature Range ....................... -40NC to +105NC
Storage Temperature Range .......................... -65NC to +150NC
Junction Temperature .....................................................+150NC
Soldering Temperature (reflow) (Note 1).........................+260NC
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation
of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum
rating conditions for extended periods may affect device reliability.
Note 1: The WLP package is constructed using a unique set of package techniques that impose a limit on the thermal profile. The
device can be exposed during board-level solder attach and rework. This limit permits only the use of the solder profiles
recommended in the industry-standard specification JEDEC 020A, paragraph 7.6, Table 3 for IR/VPR and convection
reflow. Preheating is required. Hand or wave soldering is not allowed.
Package Information
15 WLP
Package Code
Outline Number
Land Pattern Number
THERMAL RESISTANCE, FOUR-LAYER BOARD
Junction to Ambient (θJA)
W151B2+1
21-0205
Refer to Application Note 1891
+30°C/W
Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board.
For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.
For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a “+”, “#”,
or “-” in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains
to the package regardless of RoHS status.
www.maximintegrated.com
Maxim Integrated 2

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]