CY7C68013A-100AXI データシートの表示（PDF） - Cypress Semiconductor

部品番号

コンポーネント説明

メーカー

CY7C68013A-100AXI

EZ-USB FX2LP™ USB Microcontroller High Speed USB Peripheral Controller

Cypress Semiconductor 

CY7C68013A, CY7C68014A

CY7C68015A, CY7C68016A

The FX2LP jump instruction is encoded as follows:

Table 3. INT2 USB Interrupts

Priority

1

2

3

4

5

6

USB INTERRUPT TABLE FOR INT2

INT2VEC Value

Source

Notes

00

SUDAV

Setup Data Available

04

SOF

Start of Frame (or microframe)

08

SUTOK

Setup Token Received

0C

SUSPEND

USB Suspend request

10

USB RESET

Bus reset

14

HISPEED

Entered high speed operation

7

18

EP0ACK

FX2LP ACK’d the CONTROL Handshake

8

1C

reserved

9

20

EP0-IN

EP0-IN ready to be loaded with data

10

24

EP0-OUT

EP0-OUT has USB data

11

28

EP1-IN

EP1-IN ready to be loaded with data

12

2C

EP1-OUT

EP1-OUT has USB data

13

30

EP2

IN: buffer available. OUT: buffer has data

14

34

EP4

IN: buffer available. OUT: buffer has data

15

38

EP6

IN: buffer available. OUT: buffer has data

16

3C

EP8

IN: buffer available. OUT: buffer has data

17

40

IBN

IN-Bulk-NAK (any IN endpoint)

18

44

reserved

19

48

EP0PING

EP0 OUT was Pinged and it NAK’d

20

4C

EP1PING

EP1 OUT was Pinged and it NAK’d

21

50

EP2PING

EP2 OUT was Pinged and it NAK’d

22

54

EP4PING

EP4 OUT was Pinged and it NAK’d

23

58

EP6PING

EP6 OUT was Pinged and it NAK’d

24

5C

EP8PING

EP8 OUT was Pinged and it NAK’d

25

60

ERRLIMIT

Bus errors exceeded the programmed limit

26

64

27

68

reserved

28

6C

reserved

29

70

EP2ISOERR

ISO EP2 OUT PID sequence error

30

74

EP4ISOERR

ISO EP4 OUT PID sequence error

31

78

EP6ISOERR

ISO EP6 OUT PID sequence error

32

7C

EP8ISOERR

ISO EP8 OUT PID sequence error

If Autovectoring is enabled (AV2EN = 1 in the INTSET-UP register), the FX2LP substitutes its INT2VEC byte. Therefore, if the high

byte (“page”) of a jump table address is preloaded at the location 0x0044, the automatically inserted INT2VEC byte at 0x0045 directs

the jump to the correct address out of the 27 addresses within the page.

3.8.3 FIFO/GPIF Interrupt (INT4)

Just as the USB Interrupt is shared among 27 individual USB interrupt sources, the FIFO/GPIF interrupt is shared among 14 individual

FIFO/GPIF sources. The FIFO/GPIF Interrupt, similar to the USB Interrupt, can employ autovectoring. Table 4 on page 6 shows the

priority and INT4VEC values for the 14 FIFO/GPIF interrupt sources.

Document #: 38-08032 Rev. *N

Page 5 of 62

[+] Feedback

Share Link: