DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

CXA3541N データシートの表示(PDF) - Sony Semiconductor

部品番号
コンポーネント説明
メーカー
CXA3541N Datasheet PDF : 17 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Mode Control
SLEEP
XSLP = 0
CXA3541N
READ
XSLP = 1
XIDL = 1
R/XW = H
IDLE
XSLP = 1
XIDL = 0
R/XW = X
WRITE
XSLP = 1
XIDL = 1
R/XW = L
Serial Port Timing Detail
TSL
SDEN
f (sclk)
Tsu (sden)
Tw (sclk)
Th (sden)
SCLK
Tsu (d)
Th (d)
SDATA
A1 A0 D5 D4 D3 D2 D1 D0
Serial Port Timing
After the SDEN goes high, the last eight bits are transferred into the register. The SCLK will shift the data
presented at SDATA into an internal shift register on the rising edge of each clock.
As SCLK initial condition, both of low and high signal is acceptable.
– 10 –

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]