DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

24LC025T-/ST データシートの表示(PDF) - Microchip Technology

部品番号
コンポーネント説明
メーカー
24LC025T-/ST
Microchip
Microchip Technology Microchip
24LC025T-/ST Datasheet PDF : 12 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
24LC024/24LC025
2.0 PIN DESCRIPTIONS
2.1 SDA Serial Data
This is a bi-directional pin used to transfer addresses
and data into and data out of the device. It is an open
drain terminal, therefore the SDA bus requires a pull-up
resistor to VCC (typical 10 kfor 100 kHz, 2 kfor
400 kHz).
For normal data transfer SDA is allowed to change only
during SCL low. Changes during SCL high are reserved
for indicating the START and STOP conditions.
2.2 SCL Serial Clock
This input is used to synchronize the data transfer from
and to the device.
2.3 A0, A1, A2
The levels on these inputs are compared with the cor-
responding bits in the slave address. The chip is
selected if the compare is true.
Up to eight 24LC024/24LC025 devices may be con-
nected to the same bus by using different chip select bit
combinations. These inputs must be connected to
either VCC or VSS.
2.4 WP (24LC024 only)
This is the hardware write protect pin. It must be tied to
VCC or VSS. If tied to Vcc, the hardware write protection
is enabled. If the WP pin is tied to Vss the hardware
write protection is disabled. Note that the WP pin is
available only on the 24LC024. This pin is not internally
connected on the 24LC025.
2.5 Noise Protection
The 24LC024/24LC025 employs a VCC threshold
detector circuit which disables the internal erase/write
logic if the VCC is below 1.5 volts at nominal conditions.
The SCL and SDA inputs have Schmitt trigger and filter
circuits which suppress noise spikes to assure proper
device operation even on a noisy bus.
3.0 FUNCTIONAL DESCRIPTION
The 24LC024/24LC025 supports a bi-directional 2-wire
bus and data transmission protocol. A device that
sends data onto the bus is defined as transmitter, and
a device receiving data as receiver. The bus has to be
controlled by a master device which generates the
serial clock (SCL), controls the bus access, and gener-
ates the START and STOP conditions, while the
24LC024/24LC025 works as slave. Both master and
slave can operate as transmitter or receiver but the
master device determines which mode is activated.
DS21210A-page 4
Preliminary
© 1997 Microchip Technology Inc.

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]