24LC024-I/SNG データシートの表示（PDF） - Microchip Technology

部品番号

コンポーネント説明

メーカー

24LC024-I/SNG

2K I²C ™Serial EEPROM

Microchip Technology 

24AA024/24LC024/24AA025/24LC025

TABLE 1-2: AC CHARACTERISTICS

All parameters apply across the specified

operating ranges unless otherwise noted.

VCC = 1.8V to 5.5V

Industrial (I):

TA = -40°C to +85°C

Parameter

Symbol

STD MODE

Vcc = 2.5V - 5.5V

FAST MODE Units

Remarks

Min. Max. Min. Max.

Clock frequency

FCLK

—

100

—

400 kHz —

Clock high time

THIGH

4000

—

600

—

ns —

Clock low time

TLOW

4700

—

1300

—

ns —

SDA and SCL rise time

TR

—

1000

—

300 ns (Note 1)

SDA and SCL fall time

TF

—

300

—

300 ns (Note 1)

Start condition hold time

THD:STA 4000

—

600

—

ns After this period the first

clock pulse is generated

Start condition setup time TSU:STA 4700

—

600

—

ns Only relevant for repeated

Start condition

Data input hold time

THD:DAT

0

—

0

—

ns (Note 2)

Data input setup time

TSU:DAT 250

—

100

—

ns —

Stop condition setup time TSU:STO 4000

—

600

—

ns —

Output valid from clock

TAA

—

3500

—

900 ns (Note 2)

Bus free time

TBUF

4700

—

1300

—

ns Time the bus must be free

before a new transmission

can start

Output fall time from VIH

TOF

minimum to VIL maximum

—

250 20 +0.1 250

ns (Note 1), CB ≤ 100 pF

CB

Input filter spike suppression TSP

(SDA and SCL pins)

—

50

—

50

ns (Note 3)

Write-cycle time

TWC

—

10

—

10

ms Byte or Page mode

Endurance

1M

—

1M

— cycles 25°C, (Note 4)

Note 1: Not 100% tested. CB = total capacitance of one bus line in pF.

2: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region

(minimum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

3: The combined TSP and VHYS specifications are due to Schmitt Trigger inputs which provide improved

noise spike suppression. This eliminates the need for a TI specification for standard operation.

4: This parameter is not tested but ensured by characterization. For endurance estimates in a specific

application, please consult the Total Endurance™ Model which can be downloaded at

www.microchip.com.

FIGURE 1-1:

BUS TIMING DATA

SCL

SDA

IN

SDA

OUT

TF

TSU:STA

TLOW

THD:STA

TSP

THIGH

THD:DAT

TAA

TR

TSU:DAT

TSU:STO

TBUF

 2004 Microchip Technology Inc.

DS21210G-page 3

Share Link: