73S8009R-IM/F データシートの表示（PDF） - Teridian Semiconductor Corporation
部品番号
コンポーネント説明
メーカー
73S8009R-IM/F Datasheet PDF : 23 Pages
| |||
73S8009R Data Sheet
DS_8009R_056
Table 1 describes the pin functions for the device.
Table 1: 73S8009R Pin Definitions
Pin
Name
Pin
Pin
(SO28) (QFN20)
Card Interface
I/O
25
15
Type
IO
AUX1
24
NA
IO
AUX2
23
NA
IO
RST
CLK
21
13
O
19
11
O
PRES
26
16
I
PRES
16
10
I
VCC
22
14
PSO
GND
20
NA
GND
Miscellaneous Inputs and Outputs
CLKIN
11
5
I
TEST1
2
19
–
TEST2
14
8
–
NC
3,17,18 NA
–
Power Supply and Ground
VDD
28
17
VPC
15
9
GND
27
12
Microcontroller Interface
CS
1
18
GND
I
OFF
4
20
O
Description
Card I/O: Data signal to/from card. Includes a pull-up
resistor to VCC.
AUX1: Auxiliary data signal to/from card. Includes a pull-up
resistor to VCC.
AUX2: Auxiliary data signal to/from card. Includes a pull-up
resistor to VCC.
Card reset: provides reset signal to card.
Card clock: provides clock signal to card. The rate of this
clock is determined by the external clock frequency
provided on pin CLKIN.
Card Presence switch: active high indicates card is present.
Should be tied to GND when not used, but includes a high-
impedance pull-down current source.
Card Presence switch: active low indicates card is present.
Should be tied to VDD when not used, but includes a high-
impedance pull-up current source.
Card power supply – logically controlled by the sequencer,
output of LDO regulator. Requires an external filter
capacitor to GND.
Card ground.
Clock source for the card clock.
This pin must be tied to GND in typical applications.
This pin must be tied to GND in typical applications.
Non-connected pin.
System interface supply voltage and supply voltage for
internal circuitry.
LDO regulator power supply source.
Ground.
When CS = 1, the control and signal pins are configured
normally. When CS is set low, CMDVCC%, RSTIN, and
CMDVCC# are latched, IOUC, AUX1UC, and AUX2UC are
set to high-impedance pull-up mode and do not pass data
to or from the smart card. Signals RDY and OFF are
disabled to prevent a low output and the internal pull-up
resistors are disconnected.
Interrupt signal to the processor. Active low, multi-function
indicating fault conditions and card presence. Open drain
output configuration. It includes an internal 20 kΩ pull-up to
VDD. The pull-up is disabled in PWRDN and CS=0 modes.
6
Rev. 1.3
Share Link: 