73S8014RT データシートの表示（PDF） - Teridian Semiconductor Corporation
部品番号
コンポーネント説明
メーカー
73S8014RT Datasheet PDF : 29 Pages
| |||
73S8014RT Data Sheet
DS_8014RT_015
Table 1 provides the 73S8014RT pin names, pin numbers, type, equivalent circuits and descriptions.
Table 1: 73S8014RT 20-Pin SOP Pin Definitions
Pin Name
Pin
Equivalent
Number Type Circuit
Description
Card Interface
I/O
RST
14
IO
Figure 14
Card I/O: Data signal to/from card. Includes an 11K pull-up
resistor to VCC.
15
O Figure 13 Card reset: provides reset (RST) signal to card.
Card clock: provides clock signal (CLK) to card. The rate of this
CLK
17
O
Figure 12
clock is determined by the external crystal frequency or
frequency of the external clock signal applied on XTALIN and
CLKDIV selections.
PRES
19
I
Figure 16
Card Presence switch: active high indicates card is present.
Includes a high-impedance pull-down current source.
VCC
Card power supply – logically controlled by sequencer, output of
18 PSO Figure 11 LDO regulator. Requires an external filter capacitor to the card
GND.
GND
16 GND
–
Card ground.
Host Processor Interface
CMDVCC%
CMDVCC#
Logic low on one or both of these pins will cause the LDO
regulator to ramp the Vcc supply to the smart card and smart
6
I
Figure 16
card interface to the value described in the following table:
CMDVCC%
CMDVCC#
Vcc Output Voltage
0
0
1.8V
0
1
5.0V
1
0
3.0V
7
I Figure 16
1
1
Vcc Off
Note: See Section 3.2 for more details.
CLKDIV1
CLKDIV2
Sets the divide ratio from the XTAL oscillator (or external clock
input) to the card clock. These pins include a pull-up resistor for
CLKDIV1 and CLKLDIV2 to provide a default rate of divide by
20
5
two.
I Figure 16
CLKDIV1
0
CLKDIV2
0
CLOCK RATE
XTALIN/6
0
1
XTALIN/4
1
1
XTALIN/2
1
0
XTALIN
OFF
Interrupt signal to the processor. Active Low – Multi-function
1
O Figure 10 indicating fault conditions and card presence. Open drain output
configuration. It includes an internal 20kΩ pull-up to VDD.
RSTIN
2
I Figure 16 Reset Input: This signal is the reset command to the card.
I/OUC
3
IO
Figure 15
System controller data I/O to/from the card. Includes an 11K
pull-up resistor to VDD.
6
Rev. 1.0
Share Link: 