NXP Semiconductors
74AHC240; 74AHCT240
Octal buffer/line driver; inverting; 3-state
tW
VI 90 %
negative
pulse
VM
10 %
0V
tf
VI
positive
pulse
tr
90 %
VM
10 %
0V
tW
VM
tr
tf
VM
VI
G
VCC
VO
DUT
RT
VCC
RL S1
CL
open
001aad983
Fig 7.
Test data is given in Table 9.
Definitions test circuit:
RT = Termination resistance should be equal to output impedance Zo of the pulse generator.
CL = Load capacitance including jig and probe capacitance.
RL = Load resistance.
S1 = Test selection switch.
Load circuitry for switching times
Table 9. Test data
Type
Input
74AHC240
74AHCT240
VI
VCC
3.0 V
tr, tf
3.0 ns
3.0 ns
Load
CL
15 pF, 50 pF
15 pF, 50 pF
RL
1 k
1 k
S1 position
tPHL, tPLH
open
open
tPZH, tPHZ
GND
GND
tPZL, tPLZ
VCC
VCC
74AHC_AHCT240
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 2 — 26 November 2010
© NXP B.V. 2010. All rights reserved.
9 of 16