74LV03DB データシートの表示（PDF） - Philips Electronics
部品番号
コンポーネント説明
メーカー
74LV03DB Datasheet PDF : 12 Pages
| |||
Philips Semiconductors
Quad 2-input NAND gate
Product specification
74LV03
FEATURES
• Wide operating voltage: 1.0 to 5.5V
• Optimized for Low Voltage applications: 1.0 to 3.6V
• Accepts TTL input levels between VCC = 2.7V and VCC = 3.6V
• Typical VOLP (output ground bounce) t 0.8V @ VCC = 3.3V,
Tamb = 25°C
• Typical VOHV (output VOH undershoot) u 2V @ VCC = 3.3V,
Tamb = 25°C
• Level shifter capability
• Output capability: standard (open drain)
• ICC category: SSI
DESCRIPTION
The 74LV03 is a low–voltage Si–gate CMOS device and is pin and
function compatible with 74HC/HCT03.
The 74LV03 provides the 2–input NAND function.
The 74LV03 has open–drain N–transistor outputs, which are not
clamped by a diode connected to VCC. In the OFF–state, i.e. when
one input is LOW, the output may be pulled to any voltage between
GND and VOmax. This allows the device to be used as a
LOW–to–HIGH or HIGH–to–LOW level shifter. For digital operation
and OR–tied output applications, these devices must have a pull–up
resistor to establish a logic HIGH level.
QUICK REFERENCE DATA
GND = 0V; Tamb = 25°C; tr =tf v2.5 ns
SYMBOL
PARAMETER
CONDITIONS
tPZL/tPLZ
Propagation delay
nA, nB to nY
CL = 15pF
VCC = 3.3V
CI
Input capacitance
CPD
Power dissipation capacitance per gate
Notes 1, 2
NOTES:
1 CPD is used to determine the dynamic power dissipation (PD in µW)
PD = CPD VCC2 x fi )S (CL VCC2 fo) where:
fi = input frequency in MHz; CL = output load capacitance in pF;
fo = output frequency in MHz; VCC = supply voltage in V;
S (CL VCC2 fo) = sum of the outputs.
2 The condition is VI = GND to VCC
3 The given value of CPD is obtained with : CL = 0 pF and RL = ∞
TYPICAL
8
3.5
4
ORDERING INFORMATION
PACKAGES
14-Pin Plastic DIL
14-Pin Plastic SO
14-Pin Plastic SSOP Type II
14-Pin Plastic TSSOP Type I
TEMPERATURE RANGE OUTSIDE NORTH AMERICA
–40°C to +125°C
74LV03 N
–40°C to +125°C
74LV03 D
–40°C to +125°C
74LV03 DB
–40°C to +125°C
74LV03 PW
NORTH AMERICA
74LV03 N
74LV03 D
74LV03 DB
74LV03PW DH
UNIT
ns
pF
pF
PKG. DWG. #
SOT27-1
SOT108-1
SOT337-1
SOT402-1
PIN DESCRIPTION
PIN
NUMBER
SYMBOL
1, 4, 9, 12
1A to 4A
2, 5, 10, 13
1B to 4B
3, 6, 8, 11
1Y to 4Y
7
GND
14
VCC
FUNCTION
Data inputs
Data inputs
Data outputs
Ground (0V)
Positive supply voltage
FUNCTION TABLE
INPUTS
nA
nB
L
L
L
H
H
L
H
H
NOTES:
H = HIGH voltage level
L = LOW voltage level
Z = High impedance OFF-state
OUTPUT
nY
Z
Z
Z
L
1998 Apr 20
2
853–1963 19257
Share Link: 