DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

74LVC1G126 データシートの表示(PDF) - Philips Electronics

部品番号
コンポーネント説明
メーカー
74LVC1G126
Philips
Philips Electronics Philips
74LVC1G126 Datasheet PDF : 20 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Philips Semiconductors
Bus buffer/line driver; 3-state
Product specification
74LVC1G126
FEATURES
Wide supply voltage range from 1.65 to 5.5 V
High noise immunity
Complies with JEDEC standard:
– JESD8-7 (1.65 to 1.95 V)
– JESD8-5 (2.3 to 2.7 V)
– JESD8B/JESD36 (2.7 to 3.6 V).
• ±24 mA output drive (VCC = 3.0 V)
CMOS low power consumption
Latch-up performance 250 mA
Direct interface with TTL levels
Inputs accept voltages up to 5 V
Multiple package options
Specified from 40 to +125 °C.
DESCRIPTION
The 74LVC1G126 is a high-performance, low-power,
low-voltage, Si-gate CMOS device, superior to most
advanced CMOS compatible TTL families.
The input can be driven from either 3.3 or 5 V devices.
This feature allows the use of this device in a mixed
3.3 and 5 V environment.
This device is fully specified for partial power-down
applications using Ioff. The Ioff circuitry disables the output,
preventing the damaging backflow current through the
device when it is powered down.
The 74LVC1G126 provides one non-inverting buffer/line
driver with 3-state output. The 3-state output is controlled
by the output enable input (OE). A HIGH level at pin OE
causes the output to assume a high-impedance
OFF-state.
QUICK REFERENCE DATA
GND = 0 V; Tamb = 25 °C; tr = tf 2.5 ns.
SYMBOL
PARAMETER
CONDITIONS
TYPICAL UNIT
tPHL/tPLH
propagation delay input A to output Y VCC = 1.8 V; CL = 30 pF; RL = 1 k3.0
ns
VCC = 2.5 V; CL = 30 pF; RL = 500 2.1
ns
VCC = 2.7 V; CL = 50 pF; RL = 500 2.3
ns
VCC = 3.3 V; CL = 50 pF; RL = 500 2.0
ns
VCC = 5.0 V; CL = 50 pF; RL = 500 1.7
ns
CI
input capacitance
5
pF
CPD
power dissipation capacitance per buffer output enabled; notes 1 and 2
25
pF
output disabled; notes 1 and 2
6
pF
Notes
1. CPD is used to determine the dynamic power dissipation (PD in µW).
PD = CPD × VCC2 × fi + (CL × VCC2 × fo) where:
fi = input frequency in MHz;
fo = output frequency in MHz;
CL = output load capacitance in pF;
VCC = supply voltage in Volts.
2. The condition is VI = GND to VCC.
2002 Oct 02
2

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]