A3981 データシートの表示（PDF） - Allegro MicroSystems

部品番号

コンポーネント説明

メーカー

A3981

Automotive, Programmable Stepper Driver

Allegro MicroSystems 

A3981

Automotive, Programmable Stepper Driver

ELECTRICAL CHARACTERISTICS1,2 (continued) Valid at TJ = –40°C to 150°C, VBB = 7 to 28 V, VDD = 3 to 5.5 V; unless

otherwise noted

Characteristics

Symbol

Test Conditions

Min.

Typ.

Max.

Current Control (continued)

Fast Decay Time4

Reference Input Voltage

Internal Reference Voltage

Current Control (continued)

tFAST

VREF

VREFint

Default Fast Decay Time

REF tied to VDD

–

8

–

0.8

–

2

1.1

1.2

1.3

Reference Input Current

IREF

Maximum Sense Voltage

VSMAX

Current Trip Point Error5

EITrip

Logic Input And Output – DC Parameters

VREF = 2 V, MxI0 = MxI1 = 1

–3

0

3

–

125

–

–

–

±5

Input Low Voltage

VIL

Input High Voltage

VIH

Input Hysteresis

VIhys

Input Current (Except RESETn)

IIN

Input Pull-Down Resistor (RESETn)

RPD

Output Low Voltage

VOL

Output High Voltage

VOH

Output Leakage (SDO)

IO

Logic Input And Output – Dynamic Parameters

VDD > 4.5 V

0 V < VIN < VDD

IOL = 2 mA

IOL = –2 mA

0 V < VO < VDD, STRn = 1

–

–

0.7 × VDD

250

–1

–

–

VDD–0.4

–1

–

–

–

500

–

50

0.2

VDD–0.2

–

0.3 × VDD

0.28 × VDD

–

–

1

–

0.4

–

1

Reset Pulse Width

tRST

0.2

–

4.5

Reset Shutdown Width

tRSD

10

–

–

Input Pulse Filter Time (STEP, DIR)

tPIN

–

35

–

Clock High Time

tSCKH A in figure 1

50

–

–

Clock Low Time

tSCKL B in figure 1

50

–

–

Strobe Lead Time

tSTLD C in figure 1

30

–

–

Strobe Lag Time

tSTLG D in figure 1

30

–

–

Strobe High Time

tSTRH E in figure 1

300

–

–

Data Out Enable Time

tSDOE F in figure 1

–

–

40

Data Out Disable Time

tSDOD G in figure 1

–

–

30

Data Out Valid Time from Clock Falling tSDOV H in figure 1

–

–

40

Data Out Hold Time from Clock Falling tSDOH I in figure 1

5

–

–

Data In Set-Up Time to Clock Rising

tSDIS J in figure 1

15

–

–

Data In Hold Time From Clock Rising

tSDIH K in figure 1

10

–

–

STEP Rising to STRn Rising

Setup Time

tSPS L in figure 1, only when D15 = 1 and D14 = 0

100

–

–

STEP Rising from STRn Rising

Hold Time

tSPH M in figure 1, only when D15 = 1 and D14 = 0

300

–

–

Unit

μs

V

V

μA

mV

%

V

V

V

mV

μA

kΩ

V

V

μA

μs

μs

ns

ns

ns

ns

ns

ns

ns

ns

ns

ns

ns

ns

ns

ns

Continued on the next page…

Allegro MicroSystems, LLC

5

115 Northeast Cutoff

Worcester, Massachusetts 01615-0036 U.S.A.

1.508.853.5000; www.allegromicro.com

Share Link: