EVAL-AD5405EB(Rev0) データシートの表示（PDF） - Analog Devices
部品番号
コンポーネント説明
メーカー
EVAL-AD5405EB
(Rev.:Rev0)
(Rev.:Rev0)
Analog Devices
EVAL-AD5405EB Datasheet PDF : 24 Pages
| |||
AD5405
TIMING CHARACTERISTICS
VDD = 2.5 V to 5.5 V, VREF = 5 V, IOUT2 = 0 V. All specifications TMIN to TMAX, unless otherwise noted.
Table 2.
Parameter1, 2
Write Mode
t1
t2
t3
t4
t5
t6
t7
t8
t9
Data Readback Mode
t10
t11
t12
t13
Limit at TMIN, TMAX
0
0
10
10
0
6
0
5
7
0
0
5
35
5
10
Unit
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns typ
ns typ
ns typ
ns max
ns typ
ns max
Conditions/Comments
R/W to CS setup time
R/W to CS hold time
CS low time
Address setup time
Address hold time
Data setup time
Data hold time
R/W high to CS low
CS min high time
Address setup time
Address hold time
Data access time
Bus relinquish time
1 See Figure 2. Temperature range for Y version is −40°C to +125°C. Guaranteed by design and characterization, not subject to production test.
2 All input signals are specified with tr = tf = 5ns (10% to 90% of VDD) and timed from a voltage level of (VIL + VIH)/2. Digital output timing measured
with load circuit in Figure 3.
R/W
CS
DACA/DACB
DATA
t1
t2
t8
t3
t4
t9
t5
t10
t2
t11
t6
t7
DATA VALID
Figure 2. Timing Diagram
t12
t13
DATA VALID
200µA
IOL
TO
OUTPUT
PIN
CL
50pF
200µA
IOH
VOH (MIN) + VOL (MAX)
2
Figure 3. Load Circuit for Data Timing Specifications
Rev. 0 | Page 5 of 24
Share Link: